CY7C43684-10AC Cypress Semiconductor Corporation., CY7C43684-10AC Datasheet
CY7C43684-10AC
Related parts for CY7C43684-10AC
CY7C43684-10AC Summary of contents
Page 1
... Features • High-speed, low-power, bidirectional, First-In, First-Out (FIFO) memories with bus matching capabilities • 1K x36 x2 (CY7C43644) • 4K x36 x2 (CY7C43664) • 16K x36 x2 (CY7C43684) • 0.35-micron CMOS for optimum speed/power • High-speed 133-MHz operation (7.5 ns read/write cycle times) • Low power — 100 mA CC — ...
Page 2
... GND SIZE GND CY7C43644/64/84 –15 Unit 66.7 MHz 100 mA 100 CY7C43684 16K 128 TQFP Page [+] Feedback ...
Page 3
... The CY7C436X4 are characterized for operation from 0 °C commercial, and from –40° 70 ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings. Function [2] [2] [2] [2] CY7C43644 CY7C43664 CY7C43684 [1] [2] ° °C industrial Input Page [+] Feedback ...
Page 4
... FFB/IRB is synchronized to the LOW-to-HIGH transition of CLKB. Document #: 38-06022 Rev. *B Function outputs are in the high-impedance state when CSA is HIGH. 0–35 outputs are in the high-impedance state when CSB is HIGH. 0–35 CY7C43644 CY7C43664 CY7C43684 outputs, available 0–35 [1] outputs, available 0–35 [1] Page [+] Feedback ...
Page 5
... Data X and Y registers. The number of bit writes required to program the offset registers is 40 for the CY7C43644, 48 for the CY7C43664, and 56 for the CY7C43684. The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB. ...
Page 6
... In CY Standard mode, every word read from the FIFO, including the first, must be requested using a formal read operation. Once the Master Reset (MRS1,MRS2) input is HIGH, a LOW on the BE/FWFT input during the second LOW-to-HIGH CY7C43644 CY7C43664 CY7C43684 Page [+] Feedback ...
Page 7
... Valid programming values for the registers range from 0 to 1023 for the CY7C43644 4095 for the CY7C43664 16383 for the CY7C43684. After all the offset registers are programmed from Port A, the Port B Full/Input Ready (FFB/IRB) is set HIGH and both FIFOs begin normal operation ...
Page 8
... The Almost Full state is defined by the contents of register Y1 for AFA and register Y2 for AFB. These registers are loaded with preset values during a FIFO reset, programmed from Port A, or programmed serially (see CY7C43644 CY7C43664 CY7C43684 or greater after the SKEW1 [2] or SKEW2 ...
Page 9
... In this case, subsequent FIFO1 reads output the rest of the long-word to the FIFO1 output register. . 0–35 CY7C43644 CY7C43664 CY7C43684 are indeterminate.) For a 9-bit bus 18–35 . (In this case, 0–8 are indeterminate.) For 18–35 . (In 0– ...
Page 10
... Data written to the FIFO after activation of RT1, (RT2) are trans- mitted also. The full depth of the FIFO can be repeatedly retransmitted. CY7C43644 CY7C43664 CY7C43684 RTR Page [+] Feedback ...
Page 11
... 27–35 9–17 0–8 18–26 A (e) BYTE SIZE – LITTLE ENDIAN CY7C43644 CY7C43664 CY7C43684 Write to FIFO Read from FIFO 1st: Read from FIFO 2nd: Read from FIFO 1st: Read from FIFO 2nd: Read from FIFO 1st: Read from FIFO ...
Page 12
... Active, FIFO1 output register Active, FIFO1 output register X Active, Mail1 register Active, Mail1 register [2] Synchronized to CLKB CY7C43684 EFB/ORB CY7C43644 CY7C43664 CY7C43684 [4] X2 and Y2 Registers Parallel programming via Port A Serial programming via SD Reserved Reserved Reserved Port Function ...
Page 13
... Data Written to Write No. FIFO2 B A 0–8 27– CY7C43644 CY7C43664 CY7C43684 Synchronized to CLKB AEA AFB FFB/IRB Data Read From FIFO2 A ...
Page 14
... Data Written to FIFO1 27–35 18–26 9– CY7C43644 CY7C43664 CY7C43684 Data Read From FIFO1 27–35 18–26 9–17 0– Read No. Data Read From FIFO1 B B 0–8 9–17 0– ...
Page 15
... Com’l Ind Com’l Ind Test Conditions ° MHz 5.0V CC ALL INPUT PULSES 3.0V 90% 10% GND 3 ns CY7C43644 CY7C43664 CY7C43684 Ambient [15 ° ° +70 C 5.0V ± 0.5V ° ° +85 C 5.0V ± 0.5V CY7C43644/64/84 Min. Max. Unit 2.4 V 0.5 V 2.0 ...
Page 16
... CLKB 3 0– after CLKB 0 0– and CLKB CY7C43644 CY7C43664 CY7C43684 90% 90% 10 CY7C43644/ CY7C43644/ 64/84 64/84 –10 –15 Max. Min. Max. Min. Max. Unit 133 100 67 MHz ...
Page 17
... Active and CSB 1 0–35 Active at High Impedance 1 0–35 at High Impedance 0–35 90 outputs are active and MBB is HIGH. outputs are active and MBA is HIGH. CY7C43644 CY7C43664 CY7C43684 CY7C43644/ CY7C43644/ 64/84 64/84 –10 –15 Max. Min. Max. Min. Max. Unit ...
Page 18
... RSF AEB t RSF AFA t RSF MBF1 Notes: 23. Master Reset is performed in the same manner for FIFO2 to load X2 and Y2 with a preset value. 24. PRS1 must be HIGH during Master Reset. Document #: 38-06022 Rev. *B CY7C43644 CY7C43664 CY7C43684 [23, 24] t RSTH t FWS t t BES BEH BE FWFT t t SPMS ...
Page 19
... RSTH t WFF t t ENS ENH AFA Offset (Y1) AEB Offset (X1) AFB Offset (Y2) , then FFB/IRB may transition HIGH one cycle later than shown. SKEW1 CY7C43644 CY7C43664 CY7C43684 t WFF [28] t SKEW1 AEA Offset (X2) First Word to FIFO1 t WFF Page [+] Feedback ...
Page 20
... SDH SDH SDS AEA Offset (X2) LSB t t ENS ENH t t ENS ENH t t ENS ENH ENS ENH ENH ENS [32] [32 ENS DIS ENS CY7C43644 CY7C43664 CY7C43684 t WFF [28 t WFF t t ENH ENS Page [+] Feedback ...
Page 21
... ENS ENH ENH ENH ENS ENS [34] [34 ENS ENH t ENS t t ENS ENH ENS ENH ENH ENS ENS DIS ENS CY7C43644 CY7C43664 CY7C43684 t t ENH ENS Page [+] Feedback ...
Page 22
... Document #: 38-06022 Rev ENH t ENH CLKL ENS ENH ENS ENH Previous Data [35 [35] [35 CY7C43644 CY7C43664 CY7C43684 t ENH t ENH t t ENH ENS [ ENS ENH t No Operation A DIS [35 DIS [35] W3 Page [+] Feedback ...
Page 23
... A Read 1 Read 2 [1, 36] t ENH Read 2 Read Read 2 Read 3 Read 1 CY7C43644 CY7C43664 CY7C43684 [1, 37 Operation DIS Read 2 t DIS A Read 3 tDIS t No Operation A Read 4 Read DIS Read 5 Read 4 Page [+] Feedback ...
Page 24
... Mode) Note: 38. Read from FIFO2. Document #: 38-06022 Rev. *B [1] t CLKL ENS ENH ENS ENH Previous Data [38 [38] [38 CY7C43644 CY7C43664 CY7C43684 t t ENS ENH t No Operation A DIS [38 DIS [38] W3 Page [+] Feedback ...
Page 25
... CLKB cycle later than shown. Document #: 38-06022 Rev CLK t t CLKH CLKL t t [40] CLKH CLKL t t REF CLK t A CY7C43644 CY7C43664 CY7C43684 [1, 39] t REF t t ENS ENH W1 , then the transition of ORB HIGH and SKEW1 Page [+] Feedback ...
Page 26
... CLKA edge and rising CLKB edge is less than t Document #: 38-06022 Rev CLK t t CLKH CLKL t t [41] CLKH CLKL REF REF CLK t t ENS ENH then the transition of EFB HIGH may occur one CLKB cycle later than shown. SKEW1 CY7C43644 CY7C43664 CY7C43684 [39] W1 Page [+] Feedback ...
Page 27
... CLKA cycle later than shown. Document #: 38-06022 Rev CLK t t CLKH CLKL t t CLKH CLKL t t REF CLK t ENS t A CY7C43644 CY7C43664 CY7C43684 [1, 42] t REF t ENH W1 , then the transition of ORA HIGH and SKEW1 Page [+] Feedback ...
Page 28
... CLKB edge and rising CLKA edge is less than t Document #: 38-06022 Rev CLK t t CLKH CLKL t t [44] CLKH CLKL REF REF CLK t t ENH ENS then the transition of EFA HIGH may occur one CLKA cycle later than shown. SKEW1 CY7C43644 CY7C43664 CY7C43684 [42] W1 Page [+] Feedback ...
Page 29
... Document #: 38-06022 Rev. *B Next Word From FIFO1 t t CLKH CLKL t t WFF t WFF CLK t t ENS ENH t t ENS ENH FIFO1 , then IRA may transition HIGH one CLKA cycle later than shown. SKEW1 CY7C43644 CY7C43664 CY7C43684 [42] Page [+] Feedback ...
Page 30
... Document #: 38-06022 Rev. *B Next Word From FIFO1 t t [46] CLKH CLKL t t WFF WFF t CLK t t ENH ENS t t ENS ENH then the transition of FFA HIGH may occur one CLKA cycle later than shown. SKEW1 CY7C43644 CY7C43664 CY7C43684 [42] Page [+] Feedback ...
Page 31
... Document #: 38-06022 Rev. *B Next Word From FIFO2 t t [48] CLKH CLKL t t WFF t WFF CLK t t ENH ENS t t ENS ENH FIFO2 , then the transition of IRB HIGH may occur one CLKB cycle later than shown. SKEW1 CY7C43644 CY7C43664 CY7C43684 [47] Page [+] Feedback ...
Page 32
... Document #: 38-06022 Rev. *B Next Word From FIFO2 t t [50 CLKH CLKL t t WFF WFF t CLK t t ENS ENH t t ENS ENH FIFO2 , then the transition of FFB HIGH may occur one CLKB cycle later than shown. SKEW1 CY7C43644 CY7C43664 CY7C43684 [49] Page [+] Feedback ...
Page 33
... ENH [55] t PAE , then AEB may transition HIGH one CLKB cycle later than shown. SKEW2 , then AEA may transition HIGH one CLKA cycle later than shown. SKEW2 CY7C43644 CY7C43664 CY7C43684 [51, 52 PAE (X1+1)Words in FIFO2 t t ENH ENS [54, 56 PAE ...
Page 34
... CLKA ENA Notes: 57 Maximum FIFO Depth = 1K for the CY7C43644, 4K for the CY7C43664, and 16K for the CY7C43684. 58 the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the next CLKA cycle. If the time between ...
Page 35
... PMF t t MDV PMR W1 (Remains valid in Mail1 Register after (A are “Don’t Care” inputs). In this first case B 0–17 18–35 will be indeterminate). 9–35 CY7C43644 CY7C43664 CY7C43684 [61,62] t PMF t t ENH ENS t DIS will have 0–17 (A are “don’t care” 0–8 9– ...
Page 36
... W1 (Remains valid in Mail2 Register after (B are “don’t care” inputs). In this first case A 0–17 18–35 will be indeterminate). 9–35 after the RT1 rising edge. RTR to update these flags. RTR CY7C43644 CY7C43664 CY7C43684 t PMF t t ENS ENH t DIS t RSTH t RTR will have 0– ...
Page 37
... Name Type A128 128-Lead Thin Quad Flat Package A128 128-Lead Thin Quad Flat Package A128 128-Lead Thin Quad Flat Package A128 128-Lead Thin Quad Flat Package CY7C43644 CY7C43664 CY7C43684 Operating Range Commercial Commercial Commercial Operating Range Commercial Commercial Commercial Operating Range ...
Page 38
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. CY7C43644 CY7C43664 CY7C43684 51-85101-*B Page [+] Feedback ...
Page 39
... Document Title: CY7C43644/CY7C43664/CY7C43684 1K/4K x36 x2 Bidirectional Synchronous FIFO with Bus Matching Document Number: 38-06022 REV. ECN NO. Issue Date ** 106564 05/14/01 *A 117173 08/27/02 *B 122274 12/26/02 Document #: 38-06022 Rev. *B Orig. of Change Description of Change SZV Change from Spec #: 38-00777 to 38-06022 OOR Added footnote to retransmit timing Added note to retransmit section ...