CY7C1339-100AC Cypress Semiconductor Corporation., CY7C1339-100AC Datasheet
CY7C1339-100AC
Available stocks
Related parts for CY7C1339-100AC
CY7C1339-100AC Summary of contents
Page 1
... ZZ Intel and Pentium are trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. Cypress Semiconductor Corporation The CY7C1339 I/O pins can operate at either the 2.5V or the 3.3V level; the I/O pins are 3.3V tolerant when V and PowerPC™ All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock ...
Page 2
... TQFP 15 CY7C1339 7C1339-166 3.5 Commercial 420 Commercial 10 2 CY7C1339 DDQ V 76 SSQ BYTE1 SSQ V 70 DDQ 69 DQ ...
Page 3
... Selects burst order. When tied to GND selects linear burst sequence. When tied left floating selects interleaved burst sequence. This is a strap pin and DDQ should remain static during device operation. No Connects. 3 CY7C1339 , CE , and are also loaded into the ...
Page 4
... Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Because the CY7C1339 is a common I/O device, the Output Enable (OE) must be deserted HIGH before presenting data is to the DQ ...
Page 5
... ADSP, and ADSC must remain inactive for the duration of t ZZREC 01 10 Test Conditions Min ZZ > > < 0.2V 2t CYC 5 CY7C1339 after the ZZ input returns LOW. Max Unit CYC ns ...
Page 6
... CY7C1339 ADV OE DQ Write Hi-Z Read Hi-Z ...
Page 7
... Current into Outputs (LOW)......................................... 20 mA Static Discharge Voltage .......................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current .................................................... >200 +150 C Operating Range +125 C 0.5V to +4.6V Range Temperature Com’ + 0. CY7C1339 ...
Page 8
... DDQ 7.5 ns cycle, 133 MHz 1/t MAX CYC 10 ns cycle, 100 MHz Max Device Deselected Test Conditions MHz 3.3V 3.3V DDQ 8 CY7C1339 Min. Max. Unit 3.135 3.6 V 2.375 3.6 V 2.4 V 0.4 V 2 0.3 0 ...
Page 9
... EOHZ R=317 3.3V OUTPUT 2. GND R=351 INCLUDING JIG AND SCOPE (b) [11,12,13] -166 Min. Max. 6.0 1.7 1.7 2.0 0.5 3.5 1.5 2.0 0.5 2.0 0.5 2.0 0.5 2.0 0.5 2.0 0.5 3.5 0 [12, 13] 3.5 [12, 13] 0 [12] 3.5 is less than t and t is less than t . EOLZ CHZ CLZ 9 CY7C1339 [10] ALL INPUT PULSES 90% 90% 10% 10% 2.5ns 2.5 ns (c) -133 -100 Min. Max. Min. Max. Unit 7.5 10 1.9 3.5 1.9 3.5 2.5 2.5 0.5 0.5 4.0 5.5 2.0 2.0 2.5 2.5 0.5 0.5 2.5 2.5 0.5 0.5 2.5 2.5 0.5 0.5 2.5 2.5 0.5 0.5 2.5 2.5 ...
Page 10
... GW to define a write cycle (see Write Cycle Descriptions table). [3:0] 15. WDx stands for Write Data to Address X. B urst W rite ADSP ignored with CE inactive masks ADSP UNDEFINED = DON’T CARE 10 CY7C1339 Pipelined Write Unselected ADSC initiated write WD3 Unselected with CE 2 High-Z 3a ...
Page 11
... RDx stands for Read Data from Address X. Burst Read ADSP ignored with Suspend Burst ADH masks ADSP OEHZ t DOH CLZ = DON’T CARE = UNDEFINED 11 CY7C1339 Unselected Pipelined Read inactive 1 ADSC initiated read RD3 Unselected with CHZ ...
Page 12
... Single Write Burst Read CH t ADSP ignored with ADH RD3 masks ADSP 1 t OEHZ t DS See Note Out Out In = DON’T CARE = UNDEFINED 12 CY7C1339 Unselected Pipelined Read inactive DOH Out Out Out t CHZ ...
Page 13
... OE t CLZ Data In/Out 1a 2a Out Out t CO Back to Back Reads CYC CH CL WD1 t ADH t CEH t WES ADSP ignored with CE HIGH Out Out In t DOH = DON’T CARE = UNDEFINED 13 CY7C1339 WD2 WD3 WD4 t WEH D( CHZ ...
Page 14
... ADSC CE 1 LOW CE 2 HIGH I/O’s NotefjdfdhfdjfdfjdjdjdjNo Note: 20. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 21. I/Os are in three-state when exiting ZZ sleep mode. t ZZS I (active DDZZ Three-state 14 CY7C1339 t ZZREC ...
Page 15
... CY7C1339-166AC 133 CY7C1339-133AC 100 CY7C1339-100AC Document #: 38-00723-B Package Diagram 100-Pin Thin Plastic Quad Flatpack ( 1.4 mm) A101 © Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...