HFA3683AIN96 Intersil Corporation, HFA3683AIN96 Datasheet

no-image

HFA3683AIN96

Manufacturer Part Number
HFA3683AIN96
Description
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HFA3683AIN96
Manufacturer:
THOMSON
Quantity:
133
Part Number:
HFA3683AIN96
Manufacturer:
INTERSIL
Quantity:
20 000
2.4GHz RF/IF Converter and Synthesizer
by a down-converter mixer. An up-converter mixer and a
high performance preamplifier compose the transmit chain.
The remaining circuitry comprises a high frequency Phase
Locked Loop (PLL) synthesizer with a three wire
programmable interface for local oscillator applications.
A reduced filter count is realized by multiplexing the receive
and transmit IF paths and by sharing a common differential
matching network. Furthermore, both transmit and receive
RF amplifiers can be directly connected to mixers. The
inherent image rejection of both the transmit and receive
functions allow this economic advantage.
The HFA3683A is housed in a 64 lead TQFP package well
suited for PCMCIA board applications.
Ordering Information
Simplified Block Diagram
INTERFACE
HFA3683AIN
HFA3683AIN96
TXA_OUT
REF_IN
CP_DO
NUMBER
RX_IN
PART
TEMP. RANGE
The HFA3683A is a monolithic SiGe
half-duplex RF/IF transceiver designed
to operate in the 2.4GHz ISM band.
The receive chain features a low noise,
gain selectable amplifier (LNA) followed
-40 to 85
-40 to 85
MODULE
(
PLL
o
C)
2-1
TM
64 Ld TQFP
Tape and Reel
1-888-INTERSIL or 321-724-7143
Data Sheet
PACKAGE
Q64.10x10
RX_MX_OUT
LO_IN
TX_MX_IN
PKG. NO.
PRISM® is a registered trademark of Intersil Corporation. PRISM logo is a trademark of Intersil Corporation.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
|
Intersil and Design is a trademark of Intersil Corporation.
Features
• Highly Integrated
• Multiplexed RX/TX IF Path Utilizes Single IF Filter
• Programmable Synthesizer
• Gain Selectable LNA
• Power Management/Standby Mode
• Single Supply 2.7V to 3.3V Operation
Cascaded LNA/Mixer (High Gain)
• Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25dB
• SSB Noise Figure. . . . . . . . . . . . . . . . . . . . . . . . . . . 3.7dB
• Input IP3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -13dBm
• IF Frequency . . . . . . . . . . . . . . . . . . . 280MHz to 600MHz
Cascaded LNA/Mixer (Low Gain)
• Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -5dB
• Input P1dB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +2.5dBm
• IF Frequency . . . . . . . . . . . . . . . . . . . 280MHz to 600MHz
Cascaded Mixer/Preamplifier
• Transmit Cascaded Mixer/Preamplifier Gain . . . . . . .25dB
• SSB Noise Figure. . . . . . . . . . . . . . . . . . . . . . . . . . . .10dB
• Output P1dB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4dBm
• IF Frequency . . . . . . . . . . . . . . . . . . . 280MHz to 600MHz
Applications
• IEEE802.11 1MBPS and 2MBPS Standard
• Systems Targeting IEEE802.11, 11MBPS Standard
• Wireless Local Area Networks
• PCMCIA Wireless Transceivers
• ISM Systems
• TDMA Packet Protocol Radios
June 2000
|
File Number
Copyright
HFA3683A
©
Intersil Corporation 2000
4634.5

Related parts for HFA3683AIN96

HFA3683AIN96 Summary of contents

Page 1

... The HFA3683A is housed lead TQFP package well suited for PCMCIA board applications. Ordering Information PART TEMP. RANGE o NUMBER ( C) PACKAGE HFA3683AIN - TQFP HFA3683AIN96 - Tape and Reel Simplified Block Diagram RX_IN CP_DO PLL INTERFACE MODULE REF_IN TXA_OUT 2-1 1-888-INTERSIL or 321-724-7143 ...

Page 2

Pinout GND LNA_VCC1 GND RX_IN GND BIAS1_VCC1 GND PE2 PE1 TX_VCC1 GND TXA_OUT GND GND GND Pin Description PIN NAME 2 LNA_VCC1 Low Noise Amplifier Positive Power Supply. 4 RX_IN Low Noise Amplifier RF Input, internally DC coupled and requires ...

Page 3

Pin Description (Continued) PIN NAME 27 SYN_VCC2 Synthesizer Positive Power Supply. 29 CP_VCC2 Synthesizer Charge Pump Positive Power Supply. 30 CP_DO Synthesizer Charge Pump Output, feeds the PLL loop filter Synthesizer Lock Detect Output. 33 TX_MX_VCC1 Transmit Mixer ...

Page 4

Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

Cascaded LNA/Mixer AC Electrical Specifications PARAMETER Power/Voltage Gain Noise Figure Output IM3 at -4dBm Input Tones Input P1dB LNA Input 50 VSWR LO 50 VSWR Differential IF Output Load IF Output Capacitance (Single Ended) IF Output Resistance (Single Ended) LO ...

Page 6

Phase Lock Loop Electrical Specifications PARAMETER Operating LO Frequency (32/33 Prescaler) Operating LO Frequency (64/65 Prescaler) Reference Oscillator Frequency Selectable Prescaler Ratios (P) Swallow Counter Divide Ratio (A Counter) Programmable Counter Divide Ratio (B Counter) Reference Counter Divide Ratio (R ...

Page 7

PLL Synthesizer Table REGISTER DEFINITION SERIAL BITS LSB Counter 0 0 R(0) R(1) R(2) R(3) R(4) R(5) R(6) R(7) R(8) R(9) R(10) R(11) R(12) R(13) R(14) A/B Counter 0 1 A(0) A(1) A(2) A(3) A(4) ...

Page 8

R COUNTER REF_IN TO DC OFFSET CAL DATA BIT 20: MSB BIT 19 CLOCK NOTES: 9. Parenthesis data indicates programmable reference divider data. 10. Data shifted into register on clock rising edge. 11. Data is ...

Page 9

> NOTES: 12. Phase difference detection range 13. The minimum width pump up and pump down current pulses occur at the D FIGURE 3. ...

Page 10

Typical Evaluation Board Application R2 20 LNA_OUT C14 0.01 F VCC1 LNA_IN C1 C5 0.01 F 0.5pF 7pF C8 R3 100K GP1 LNA_H 100K 100K C29 GP2 PE2 100pF GP3 PE1 R5 100K VCC1 C9 PRE_OUT 7pF PRE_IN ...

Page 11

Typical Evaluation Board Application C27 R36 3.3pF 0 C63 C31 3.3pF R9 0 C34 0.01 F C37 220pF TX_MIX_OUT VCC2 R17 560 EXT_VCO C62 R19 56 2-11 HFA3683A (Continued) IF_IN/OUT OUT C51 MAX8867 4.7 F 4.7 F ...

Page 12

Typical Performance Curves V = 3.30V 2.0GHz TO 3.0GHz ROOM TEMP Pin = -30.dBm 1 Marker 1 = 2.0GHz, Real = 17.6 , Imaginary = 35.2 Marker 2 = 2.45GHz, Real = 18.2 , Imaginary = 60.1 ...

Page 13

Typical Performance Curves V = 3.30V 2.0GHz TO 3.0GHz ROOM TEMP Pin = -30.dBm 1 Marker 1 = 2.0GHz, Real = 21.5 , Imaginary = 42.5 Marker 2 = 2.45GHz, Real = 20.4 , Imaginary = 64.0 ...

Page 14

Typical Performance Curves V = 3.30V 2.0GHz TO 3.0GHz ROOM TEMP Pin = -30dBm Marker 1 = 2.0GHz, Real = 17.4 , Imaginary = -14.8 Marker 2 = 4.5GHz, Real = 14.1 Imaginary = ...

Page 15

Typical Performance Curves SCALE 5dB/DIV 3.30V 2.0GHz TO 3.0GHz ROOM TEMP Pin = -30.dBm Marker 1 = 2.0GHz, -35.2dB Marker 2 = 2.45GHz, 30.1dB Marker 3 = 3.0GHz, -33.3dB FIGURE 16. S12 PREAMP ...

Page 16

Typical Performance Curves GAIN -16.7dB AT 2.7V, -15.0dB AT 3.3V 3.3V 2.7V GAIN 6dB/DIV 2.4GHz FIGURE 20. LNA LOW GAIN vs SUPPLY VOLTAGE GAIN AT CURSOR 7.5dB AT 2.7V, 7.6dB AT 3.3V NOISE FIGURE AT CURSOR 8.7dB AT 2.7V, 8.4dB ...

Page 17

... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords