HI5905IN Intersil Corporation, HI5905IN Datasheet
HI5905IN
Related parts for HI5905IN
HI5905IN Summary of contents
Page 1
... MSPS. Data output latches are provided which present valid data to the output bus with a low data latency of 4 clock cycles. Ordering Information PART TEMP. RANGE o NUMBER ( C) PACKAGE HI5905IN - MQFP HI5905EVAL2 25 Low Frequency Eval Platform Pinout GND1 NC ...
Page 2
Functional Block Diagram S/H Typical Application Schematic CLOCK + HI5905 BIAS STAGE 1 4-BIT 4-BIT FLASH DAC + - X8 STAGE 4 ...
Page 3
... Analog I/O Pins Operating Conditions Temperature Range (HI5905IN -40 CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. ...
Page 4
Electrical Specifications PARAMETER INTERNAL VOLTAGE REFERENCE Reference Output Voltage, V ROUT Reference Output Current Reference Temperature Coefficient REFERENCE VOLTAGE INPUT Reference Voltage Input, V RIN Total Reference Resistance Reference Current DC BIAS ...
Page 5
Timing Waveforms ANALOG INPUT CLOCK INPUT INPUT S/H 1ST STAGE 2ND STAGE 3RD ...
Page 6
Typical Performance Curves 12 11.75 11 1MHz IN o 11. 10.75 10.5 10. (MSPS) S FIGURE 3. EFFECTIVE NUMBER OF BITS (ENOB) AND SINAD ...
Page 7
Pin Descriptions PIN # NAME DESCRIPTION Connection Connection 3 D Digital Ground GND1 Connection 5 AV Analog Supply (5.0V Analog Ground GND Connection 8 NC ...
Page 8
Because of the pipeline nature of this converter, the digital data representing an analog input sample is output to the digital data bus on the 4th cycle of the clock after the analog sample is taken. This time delay is ...
Page 9
V IN VDC VDC FIGURE 10. DC COUPLED DIFFERENTIAL INPUT The resistors Figure 10 are not absolutely necessary but may be used as load setting resistors. A capacitor, C, connected from V ...
Page 10
Integral Linearity Error (INL) INL is the worst case deviation of a code center from a best fit straight line calculated from the measured data. Power Supply Rejection Ratio (PSRR) Each of the power supplies are moved plus and minus ...
Page 11
... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...