CY7C024 Cypress Semiconductor Corporation., CY7C024 Datasheet
CY7C024
Available stocks
Related parts for CY7C024
CY7C024 Summary of contents
Page 1
... CY7C025/0251 to handle situations when multiple pro- cessors access the same piece of data. Two ports are provid- ed, permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C024/0241 and CY7C025/0251 can be utilized as standalone 16-/18-bit du- al-port static RAMs or multiple devices can be combined in order to function as a 32-/36-bit or wider master/slave du- al-port static RAM ...
Page 2
... Notes: 1. BUSY is an output in master mode and an input in slave mode. 2. I/O –I/O on the CY7C0241/0251 I/O –I/O on the CY7C0241/0251 Document #: 38-06035 Rev. *B CY7C024/0241 CY7C025/0251 Page ...
Page 3
... TQFP Top View CY7C024 CY7C024/0241 CY7C025/0251 ...
Page 4
... Address Data Bus Input/Output 15/17R Semaphore Enable Upper Byte Select Lower Byte Select Interrupt Flag Busy Flag Master or Slave Select Power Ground 7C024/0241–15 7C024/0241–25 7C025/0251–15 7C025/0251–25 15 190 50 CY7C024/0241 CY7C025/0251 ...
Page 5
... Com’l L ≥ – 0.2V ≥ V ≤ 0.2V, Ind V – 0. [8] Active Port Outputs MAX CY7C024/0241 CY7C025/0251 Ambient Temperature ° ° 5V ± 10 +70 C ° ° 5V ± 10% – +85 C 7C024/0241–15 7C024/0241–25 7C025/0251–15 7C025/0251–25 Min ...
Page 6
... MHz 5. 250Ω TH OUTPUT C = 30pF (b) Thévenin Equivalent (Load 1) ALL INPUT PULSES 3.0V 90% 90% 10% GND ≤ CY7C024/0241 CY7C025/0251 7C024/0241–35 7C024/0241–55 7C025/0251–35 7C025/0251–55 Min. Typ. Max. Min. Typ. Max. Unit 2.4 2.4 0.4 2.2 2.2 –0.7 0.8 –0.7 –10 +10 –10 –10 +10 – ...
Page 7
... HZCE LZCE HZOE CY7C024/0241 CY7C025/0251 7C024/0241–35 7C024/0241–55 7C025/0251–35 7C025/0251–55 Min. Max. Min. Max ...
Page 8
... Window t SEM Address Access Time SAA Data Retention Mode The CY7C024/0241 is designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention: 1. Chip enable (CE) must be held HIGH during data retention, with – ...
Page 9
... LZCE t ABE t ACE t LZCE and This waveform cannot be used for semaphore reads SEM = access semaphore CY7C024/0241 CY7C025/0251 t OHA DATA VALID t HZCE t HZOE DATA VALID OHA t HZCE t HZCE , SEM = 7C024–14 7C024–15 7C024– ...
Page 10
... HZWE t SD [24, 25, 26, 32 SCE LOW CE or SEM and a LOW UB or LB. PWE PWE , SEM = CY7C024/0241 CY7C025/0251 [30] t HZOE LZWE NOTE allow the I/O drivers to turn off and data to be placed on HZWE SD 7C024– ...
Page 11
... Document #: 38-06035 Rev. *B [33 SCE t SD DATA VALID PWE t SWRD t SOP WRITE CYCLE [34, 35, 36] MATCH t SPS MATCH = CE = HIGH CY7C024/0241 CY7C025/0251 OHA VALID ADRESS t ACE t SOP DATA VALID OUT t DOE READ CYCLE 7C024–19 7C024–20 Page ...
Page 12
... DATA OUTL Write Timing with Busy Input (M/S=LOW) R/W BUSY Note: 37 LOW Document #: 38-06035 Rev. *B [37 MATCH t PWE t SD VALID MATCH t BLA t PWE CY7C024/0241 CY7C025/0251 BHA t BDD t DDD VALID t WDD 7C024–21 7C024–22 Page ...
Page 13
... Document #: 38-06035 Rev. *B [38] ADDRESS MATCH BLC ADDRESS MATCH BLC [38 ADDRESS MISMATCH t t BLA BHA ADDRESS MISMATCH t t BLA BHA CY7C024/0241 CY7C025/0251 t BHC 7C024–23 t BHC 7C024–24 7C024–25 7C024–26 Page ...
Page 14
... Document #: 38-06035 Rev [39 [40] t INR t WC [39 [40] [40] t INR ) is deasserted first R asserted last CY7C024/0241 CY7C025/0251 t RC READ FFF (1FFF CY7C025 READ FFE (1FFE CY7C025) Page 7C024–27 7C024–28 7C024–29 7C024–30 ...
Page 15
... When reading the device, the user must assert both the OE and CE pins. Data will be available t after ACE asserted. If the user of the CY7C024/0241 or CY7C025/0251 wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and OE must also be asserted. Interrupts The upper two memory locations may be used for message passing ...
Page 16
... L L 0L–11L (1)FFF (1)FFE CY7C024/0241 CY7C025/0251 [3] I/O –I/O Operation 8 15 High Z Deselected: Power-Down High Z Deselected: Power-Down Data In Write to Upper Byte Only High Z Write to Lower Byte Only Data In Write to Both Bytes Data Out Read Upper Byte Only ...
Page 17
... CY7C024–15AC CY7C024–15JC 25 CY7C024–25AC CY7C024–25JC CY7C024–25AI CY7C024–25JI 35 CY7C024–35AC CY7C024–35JC CY7C024–35AI CY7C024–35JI 55 CY7C024–55AC CY7C024–55JC CY7C024–55AI CY7C024–55JI Notes: 41. A and A , 1FFF/1FFE for the CY7C025. 0L–12L 0R–12R 42. If BUSY =L, then no change ...
Page 18
... CY7C025–55JI Dual-Port SRAM Speed (ns) Ordering Code 15 CY7C0241–15AC CY7C0241–15AI 25 CY7C0241–25AC CY7C0241–25AI 35 CY7C0241–35AC CY7C0241–35AI 55 CY7C0241–55AC CY7C0241–55AI Dual-Port SRAM Speed (ns) Ordering Code 15 CY7C0251–15AC 25 CY7C0251–25AC CY7C0251–25AI 35 CY7C0251–35AC CY7C0251–35AI 55 CY7C0251–55AC CY7C0251– ...
Page 19
... Package Diagrams Document #: 38-06035 Rev. *B 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100 84-Lead Plastic Leaded Chip Carrier J83 CY7C024/0241 CY7C025/0251 51-85048-*B 51-85006-*A Page ...
Page 20
... Document Title: CY7C024/0241, CY7C025/0251 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int, Busy Document Number: 38-06035 Issue REV. ECN NO. Date ** 110177 09/29/01 *A 122286 12/27/02 *B 236754 See ECN Document #: 38-06035 Rev. *B Orig. of Change Description of Change SZV Change from Spec number: 38-00255 to 38-06035 RBI ...