STAC9750T SigmaTel, STAC9750T Datasheet

no-image

STAC9750T

Manufacturer Part Number
STAC9750T
Description
Manufacturer
SigmaTel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STAC9750T
Manufacturer:
SIGMATEL
Quantity:
29
Part Number:
STAC9750T
Manufacturer:
SIGMATEL
Quantity:
34
Part Number:
STAC9750T
Manufacturer:
ST
0
Part Number:
STAC9750T
Manufacturer:
SIGMATEL
Quantity:
20 000
Part Number:
STAC9750T48-CC1
Manufacturer:
ST
Quantity:
1 536
Part Number:
STAC9750T48E-CC1
Manufacturer:
ACTEL
Quantity:
48
Part Number:
STAC9750T48E-CC1
Manufacturer:
SIGMATEL
Quantity:
1 000
Part Number:
STAC9750T48E-CC1
Manufacturer:
SIGMATEL
Quantity:
20 000
Part Number:
STAC9750T48G-CC1
Manufacturer:
SIGMATEL
Quantity:
20 000
Part Number:
STAC9750TR-CC1
Manufacturer:
SIGMATEL
Quantity:
3 291
2-9750-D1-5.2-1003
Value-Line Two-Channel AC'97 Codecs with
Value-Line Two-Channel AC'97 Codecs with
Headphone Drive and SPDIF Output
Headphone Drive and SPDIF Output
Integrated Mixed-Signal Solutions
STAC9750/51
Data Sheet Revision 5.2

Related parts for STAC9750T

STAC9750T Summary of contents

Page 1

Integrated Mixed-Signal Solutions Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 2-9750-D1-5.2-1003 STAC9750/51 Data Sheet Revision 5.2 ...

Page 2

... SigmaTel, Inc. does not assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential, or incidental damages. ...

Page 3

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.1.10. Slot 10: PCM Alternate Left ............................................................................24 6.1.1.11. Slot 11: PCM Alternate Right ..........................................................................24 6.1.1.12. Slot 12: Reserved ...........................................................................................24 6.1.2. AC-Link Audio Input Frame (SDATA_IN) ...........................................................................25 6.1.2.1. Slot 1: Status ...

Page 4

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.17. Extended Modem Status and Control Register (3Eh) 46 7.5.18. GPIO Pin Configuration Register (4Ch) 7.5.19. GPIO Pin Polarity/Type Register 7.5.20. GPIO Pin Sticky Register (50h) 7.5.21. GPIO Pin ...

Page 5

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 1.1. List of Figures Figure 1. STAC9750/51 Block Diagram ...........................................................................................................9 Figure 2. Cold Reset Timing ..........................................................................................................................15 Figure 3. Warm Reset Timing ........................................................................................................................15 Figure 4. Clocks Timing .................................................................................................................................16 Figure 5. Data ...

Page 6

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Table 28. Extended Audio ID .........................................................................................................................42 Table 29. Slot assignment relationship between SPSA1 and SPSA0 ............................................................43 Table 30. STAC9750/51 AMAP compliant .....................................................................................................44 Table 31. Hardware Supported Sample Rates ...............................................................................................44 ...

Page 7

... The STAC9750/51 include digital input/output capability for support of modern PC systems with an output that supports the SPDIF format. The STAC9750/ standard 2-channel stereo codec. With SigmaTel’s head- phone drive capability, headphones can be driven with no external amplifier. The ...

Page 8

... SigmaTel’s WDM driver for WIN 98/2K/ME/XP. SoundBlaster is a regis- tered trademark of Creative Labs. Windows is a registered trademark of Microsoft Corporation. 2.3. Ordering Information Part Number Package STAC9750T 48-pin TQFP 7mm x 7mm x 1.4mm STAC9751T 48-pin TQFP 7mm x 7mm x 1.4mm 8 These digital I/O options provide for a number of advance architec- ® ...

Page 9

... Product Brief • Reference Designs for MB, AMR, CNR, and ACR applications • Audio Precision Performance Plots 2.7. Additional Support Additional product and company information can be obtained by going to the SigmaTel website at: www.sigmatel.com 2-9750-D1-5.2-1003 4 stereo sources Power Management PCM out DACs DAC Digital ...

Page 10

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 3. CHARACTERISTICS/SPECIFICATIONS 3.1. Electrical Specifications 3.1.1. Absolute Maximum Ratings: Voltage on any pin relative to Ground Operating Temperature Storage Temperature Soldering Temperature Output Current per Pin Maximum Supply Voltage ...

Page 11

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Parameter PR1 +5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current PR2 +5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current PR3 +5V Analog ...

Page 12

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 3.1.5. AC-Link Static Digital Specifications (Tambient = 25 ºC, DVdd = 3.3V ± 5%, AVss=DVss=0V; 50pF external load) Parameter Input Voltage Range Low level input range High level input ...

Page 13

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Parameter A/D & D/A Digital Filter Stop Band A/D & D/A Digital Filter Stop Band Rejection (Note 6) DAC Out-of-Band Rejection (Note 7) Group Delay (48KHz sample rate) Any Analog ...

Page 14

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Parameter Other to LINE_OUT D/A to LINE_OUT LINE_IN to A/D with High pass filter enabled Analog Frequency Response (Note 3) Total Harmonic Distortion: (Note LINE_OUT Other ...

Page 15

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 3.2. AC Timing Characteristics ( °C, AVdd = 3. ± 5%, DVdd = 3.3V ± 5%, AVss=DVss+0V; ambient 50pF external load) 3.2.1. Cold Reset RESET# BIT_CLK ...

Page 16

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 3.2.3. Clocks BIT_CLK SYNC Parameter BIT_CLK frequency BIT_CLK period BIT_CLK output jitter BLT_CLK high pulsewidth (Note 1) BIT_CLK low pulse width (Note 1) SYNC frequency SYNC period SYNC high ...

Page 17

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 3.2.4. Data Setup and Hold (47.5-75pF external load) BIT_CLK SDATA_OUT SDATA_IN SYNC Parameter Setup to falling edge of BIT_CLK Hold from falling edge of BIT_CLK Note: Setup and hold time ...

Page 18

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 3.2.6. AC-Link Low Power Mode Timing Figure 7. AC-Link Low Power Mode Timing Parameter End of Slot 2 to BIT_CLK, SDATA_IN low Table 12. AC-Link Low Power Mode Timing ...

Page 19

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 4. TYPICAL CONNECTION DIAGRAM 0.1 µF 1 µ AVdd1 12 PC _BEEP X_L 15 AU X_R 16 VIDEO _L 17 VIDEO _R ...

Page 20

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 5. AC-LINK Figure 10 shows the AC-Link point to point serial interconnect between the STAC9750/51 and its companion controller. mand/status information are communicated over this AC-Link. See “Digital Inter- ...

Page 21

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6. DIGITAL INTERFACE 6.1. AC-Link Digital Serial Interface Protocol The STAC9750/51 communicates to the AC'97 controller via a 5-pin digital serial AC-Link interface, which is a bi-directional, fixed rate, serial ...

Page 22

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.1. AC-Link Audio Output Frame (SDATA_OUT) The audio output frame data streams correspond to the multiplexed bundles of all digital output data targeting the STAC9750/51 DAC inputs, and control ...

Page 23

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.1.1. The command port is used to control features, and monitor status (see Audio Input Frame Slots 1 and 2) of the STAC9750/51 functions including, but not limited to, mixer ...

Page 24

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.1.5. Audio output frame slot 5 is reserved for modem operation and is not used by the STAC9750/51. 6.1.1.6. Audio output frame slot 6 is the composite digital audio ...

Page 25

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.2. AC-Link Audio Input Frame (SDATA_IN) The audio input frame data streams correspond to the multiplexed bundles of all digital input data targeting the AC'97 controller the case ...

Page 26

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.2.1. The status port is used to monitor status for STAC9750/51 functions including, but not limited to, mixer settings, and power management. Audio input frame slot 1’s stream echoes ...

Page 27

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.2.4. Audio input frame slot 4 is the right channel output of STAC9750/51 input MUX, post-ADC. STAC9750/51 outputs its ADC data (MSB first), and stuffs any trailing non-valid bit positions ...

Page 28

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.1.2.10. Slot 10: PCM Left Record Channel Audio input frame slot 10 is the left channel output of STAC9750/51 input MUX, post-ADC. STAC9750/51 ADCs are implemented to support 18-bit ...

Page 29

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 6.3. Waking up the AC-Link Once the STAC9750/51 has halted BIT_CLK, there are only two ways to “wake up” the AC-Link. Both methods must be activated by the AC'97 controller. ...

Page 30

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7. STAC9750/51 MIXER The STAC9750/51 includes analog and digital mixers for maximum flexibility. The analog mixer is designed to the AC'97 specification to manage the playback and record of ...

Page 31

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 2Ah:D5-D4 Slot 6Ah:D1 Select 28h: D5-D4 Slot PCMOut Select DAC PC_BEEP Phone 20h:D8 0Eh: MIC1 30 dB MIC2 Analog 6E:D2 Audio LINEIN Sources CD AUX VIDEO ADCRecord Figure ...

Page 32

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.1. Analog Mixer Input The mixer provides recording and playback of any audio sources or output mix of all sources. The STAC9750/51 supports the following input sources: • any ...

Page 33

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5. Programming Registers Address Name 00h Reset 02h Master Volume 04h HP_OUT Mixer Volume 06h Master Volume MONO 0Ah PC Beep Mixer Volume 0Ch Phone Mixer Volume 0Eh Mic Mixer ...

Page 34

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.1. Reset (00h) Default: 6990h D15 D14 D13 RSRVD4 SE4 SE3 ID7 ID6 ID5 Writing any value to this register performs a register reset, which causes ...

Page 35

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.2.3. Default: 8000h Note: If optional bits D5 of register 06h is set to 1, then the corresponding attenuation is set to 46dB and the register reads will produce 1Fh ...

Page 36

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.4. Analog Mixer Input Gain Registers (Index 0Ch - 18h) These registers control the gain/attenuation for each of the analog inputs. Each step corresponds to approximately 1.5 dB. The ...

Page 37

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.4.5. Default: 8808h D15 D14 D13 Mute RESERVED RESERVED 7.5.4.6. Default: 8808h D15 D14 D13 Mute RESERVED RESERVED 7.5.4.7. Default: 8808h D15 D14 D13 ...

Page 38

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.6. Record Gain (1Ch) Default: 8000h (corresponding gain with mute on) D15 D14 D13 Mute RESERVED RESERVED The 1Ch register adjusts the stereo ...

Page 39

... D6 D5 RESERVED This register is used to control the 3D stereo enhancement function, Sigmatel Sur- round 3D (SS3D), built into the AC'97 component. Note that register bits DP3-DP2 are used to control the separation ratios in the 3D control for LINE_OUT. SS3D pro- vides for a wider soundstage extending beyond the normal 2-speaker arrangement. ...

Page 40

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Bit(s) Reset R/W Name Value 13- RESERVED BITS NOT USED, SHOULD READ BACK Interrupt Enable 0 = Interrupt generation is masked. 1 ...

Page 41

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.10.2. Powerdown Controls The STAC9750/51 is capable of operating at reduced power when no activity is required. The state of power down is controlled by the Powerdown Register (26h). See ...

Page 42

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Bit Name 15:14 ID [1,0] 13:12 Reserved Read only 11:10 Rev[1:0] Read only 9 AMAP 8 LDAC 7 SDAC 6 CDAC 5:4 DSA [1,0] Read/Write 3 VRM 2 SPDIF ...

Page 43

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output “on-demand” slot data required transfers are allowed. If the VRA bit is 0, the DACs and ADCs will operate at the default 48 kHz data rate. The STAC9750/51 supports “on-demand” ...

Page 44

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output The STAC9750/51 are AMAP compliant with the following table. Codec ID 00 2-ch Primary w/SPDIF 01 2-ch Dock Codec w/SPDIF 10 +2-ch Surr w/ SPDIF 11 +2-ch Cntr/LFE w/ ...

Page 45

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.16. SPDIF Control (3Ah) Default: 2A00h D15 D14 D13 #V DRS SPSR1 CC3 CC2 CC1 Register 3Ah is a read/write register that controls SPDIF functionality and manages ...

Page 46

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.17. Extended Modem Status and Control Register (3Eh) CC1 and beyond) Default: 0100h D15 D14 D13 Bit(s) Access Reset Value 15:9 Read Only 0 8 Read ...

Page 47

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Bit(s) Access Reset Value 15:2 Read Only 0 1 Read / Write 1 0 Read / Write 1 7.5.20. GPIO Pin Sticky Register (50h) Default: 0000h D15 D14 D13 D7 ...

Page 48

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.22. GPIO Pin Status Register (54h) Default: 0000h D15 D14 D13 Bit(s) Access Reset Value 15:2 Read Only 0 1 Read / Write x 0 Read ...

Page 49

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output The DO1 and DO0 bits control the input source for the PCM to digital output con- verters. The table describes the available options. 7.5.24. Revision Code (6Ch) Default: 00xxh D15 ...

Page 50

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.25.2. ADC Data on AC LINK Bits D5-D4 select slots for ADC data on ACLINK. 7.5.25.3. MuteFix Disable Bit D6 controls the enable and disable of the MuteFix functions. ...

Page 51

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.25.7. Analog Current Adjust (72h) Default: 0000h D15 D14 D13 INT APOP The Analog Current Adjust register (index 72h locked register and can only be ...

Page 52

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 7.5.26. GPIO Access Register (74h) EAPD Access for ALL revisions is Register 74h. Default: 0800h D15 D14 D13 EAPD RESERVED GPIO1 Bit(s) Reset ...

Page 53

... These two registers contain four 8-bit ID codes. The first three codes have been assigned by Microsoft using their Plug and Play Vendor ID methodology. The fourth code is a SigmaTel, Inc. assigned code identifying the STAC9750/51. The ID1 reg- ister (index 7Ch) contains the value 8384h, which is the first (83h) and second (84h) characters of the Microsoft ID code ...

Page 54

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 8. LOW POWER MODES The STAC9750/51 is capable of operating at reduced power when no activity is required. The state of power down is controlled by the Powerdown Register ...

Page 55

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output Figure 20 illustrates a state when all the mixers should work with the static volume settings that are contained in their associated registers. This configuration can be used when playing ...

Page 56

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 9. MULTIPLE CODEC SUPPORT The STAC9750/51 provides support for the multi-codec option according to the Intel AC'97, rev 2.2 specification. By definition there can be only one Primary Codec ...

Page 57

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 9.2. Secondary Codec Register Access Definitions The AC'97 Digital Controller can independently access Primary and Secondary Codec registers by using a 2-bit Codec ID field (chip select) which is defined ...

Page 58

... TESTABILITY The STAC9750/51 has two test modes. One is for ATE in-circuit test and the other is restricted for SigmaTel’s internal use. test mode if SDATA_OUT is sampled high at the trailing edge of RESET#. Once in the ATE test mode, the digital AC-Link outputs (BIT_CLK and SDATA_IN) are driven to a high impedance state ...

Page 59

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 11. PIN DESCRIPTION MONO_OUT 37 AVdd2 38 HP_OUT_L 39 HP_COMM 40 HP_OUT_R 41 AVss2 42 GPIO0 43 GPIO1 44 CID0 45 CID1 46 EAPD 47 SPDIF 48 Figure 21. STAC9750/51 ...

Page 60

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 11.1. Digital I/O These signals connect the STAC9750/51 to its AC'97 controller counterpart, an external crystal, multi-codec selection and external audio amplifier. Pin Name Pin # XTL_IN 2 XTL_OUT ...

Page 61

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 11.2. Analog I/O These signals connect the STAC9750/51 to analog sources and sinks, including microphones and speakers. Pin Name Pin # PC-BEEP 12 PHONE 13 AUX_L 14 AUX_R 15 VIDEO_L ...

Page 62

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 11.3. Filter/References/GPIO These signals are connected to resistors, capacitors, specific voltages, or provide general purpose I/O. Signal Name Pin Number VREF 27 VREFOUT 28 AFILT1 29 AFILT2 30 CAP2 ...

Page 63

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 12. PACKAGE DRAWING E a (lead width) Table 51. 48-Pin TQFP Package Dimensions 2-9750-D1-5.2-1003 pin TQFP E1 2 Figure 22. 48-Pin TQFP Package Drawing Key ...

Page 64

... SCR type latch-up. SigmaTel’s STAC9750/51 specifically allows power-up sequencing delays between the analog (AVddx) and digital (VDddx) supply pins. These two power supplies can power-up independently and at different rates with no adverse effects to the codec. ...

Page 65

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 3. ± 5% 0.1 µF 1 µF 25 AVdd1 12 PC_BEEP 13 PHONE 14 AUX_L 15 AUX_R 16 VIDEO_L 17 VIDEO_R 18 CD_L 19 CD_GND 20 CD_R 21 ...

Page 66

STAC9750/51 Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 14. APPENDIX B: PROGRAMMING REGISTERS Reg # Name D15 D14 D13 D12 00h Reset RSRVD SE4 SE3 SE2 02h Master Volume Mute RSRVD ML5 ML4 HP_OUT 04h Mute RSRVD ...

Page 67

Value-Line Two-Channel AC'97 Codecs with Headphone Drive and SPDIF Output 15. DOCUMENT HISTORY Prior to Rev 5.1 -- History not included in Datasheet Rev 5.2 (October 2003) 1. Corrected error on page 26: Slot 1 Status Address Port, bit D2 ...

Related keywords