AT89C51IC2 Atmel Corporation, AT89C51IC2 Datasheet - Page 93

no-image

AT89C51IC2

Manufacturer Part Number
AT89C51IC2
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51IC2

Flash (kbytes)
32 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
34
Spi
1
Twi (i2c)
1
Uart
1
Sram (kbytes)
1.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51IC2-IL
Manufacturer:
ATMEL
Quantity:
1 319
Part Number:
AT89C51IC2-RLRIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51IC2-RLRIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51IC2-RLRUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51IC2-RLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51IC2-RLTIL
Manufacturer:
ATMEL
Quantity:
640
Part Number:
AT89C51IC2-RLTIL
Manufacturer:
ATMEL
Quantity:
4 116
Part Number:
AT89C51IC2-UL
Manufacturer:
XR
Quantity:
2
Part Number:
AT89C51IC2-UM
Manufacturer:
Atmel
Quantity:
5
4301D–8051–02/08
SSSTA
Status
Code
08h
10h
38h
40h
48h
50h
58h
Status of the Two-
wire Bus and Two-
wire Hardware
A START condition has
been transmitted
A repeated START
condition has been
transmitted
Arbitration lost in
SLA+R or NOT ACK
bit
SLA+R has been
transmitted; ACK has
been received
SLA+R has been
transmitted; NOT ACK
has been received
Data byte has been
received; ACK has
been returned
Data byte has been
received; NOT ACK
has been returned
To/From SSDAT
Write SLA+R
Write SLA+R
Write SLA+W
No SSDAT action
No SSDAT action
No SSDAT action
No SSDAT action
No SSDAT action
No SSDAT action
No SSDAT action
Read data byte
Read data byte
Read data byte
Read data byte
Read data byte
Table 69. Status in master receiver mode
Application software response
SSSTA
X
X
X
0
1
0
0
1
0
1
0
0
1
0
1
SSSTO
To SSCON
0
0
0
0
0
0
0
0
1
1
0
0
0
1
1
SSI
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
SSAA
X
X
X
X
X
X
X
X
X
X
X
0
1
0
1
Next Action Taken by Two-wire Hardware
SLA+R will be transmitted.
SLA+R will be transmitted.
SLA+W will be transmitted.
Logic will switch to master transmitter mode.
Two-wire bus will be released and not addressed
slave mode will be entered.
A START condition will be transmitted when the bus
becomes free.
Data byte will be received and NOT ACK will be
returned.
Data byte will be received and ACK will be returned.
Repeated START will be transmitted.
STOP condition will be transmitted and SSSTO flag
will be reset.
STOP condition followed by a START condition will
be transmitted and SSSTO flag will be reset.
Data byte will be received and NOT ACK will be
returned.
Data byte will be received and ACK will be returned.
Repeated START will be transmitted.
STOP condition will be transmitted and SSSTO flag
will be reset.
STOP condition followed by a START condition will
be transmitted and SSSTO flag will be reset.
93

Related parts for AT89C51IC2