AT89LP2052 Atmel Corporation, AT89LP2052 Datasheet - Page 45

• Manufacturer Part Number: AT89LP2052
• Manufacturer: Atmel Corporation

Specifications of AT89LP2052

• Flash (kbytes): 2 Kbytes
• Max. Operating Frequency: 20 MHz
• Cpu: 8051-1C
• Max I/o Pins: 15
• Spi: 1
• Uart: 1
• Sram (kbytes): 0.25
• Operating Voltage (vcc): 2.4 to 5.5
• Timers: 2
• Isp: SPI
• Watchdog: Yes

Table 19-1.
Notes:
3547J–MICRO–10/09
SPCR Address = D5H
Not Bit Addressable
Symbol
SPIE
SPE
DORD
MSTR
CPOL
CPHA
SPR0
SPR1
Bit
1. Set up the clock mode before enabling the SPI: set all bits needed in SPCR except the SPE bit, then set SPE.
2. Enable the master SPI prior to the slave device.
3. Slave echoes master on the next Tx if not loaded with new data.
SPIE
SPI interrupt enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES = 1
enable SPI interrupts. SPIE = 0 disables SPI interrupts.
SPI enable. SPE = 1 enables the SPI channel and connects SS, MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and
P1.7. SPE = 0 disables the SPI channel.
Data order. DORD = 1 selects LSB first data transmission. DORD = 0 selects MSB first data transmission.
Clock polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not
transmitting. Please refer to figure on SPI clock phase and polarity control.
Clock phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and
slave. Please refer to figure on SPI clock phase and polarity control.
SPI clock rate select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have no
effect on the slave. The relationship between SCK and the oscillator frequency, F
SPR1
Function
Master/slave select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects slave SPI mode.
7
SPCR – SPI Control Register
0
0
1
1
SPR0
0
1
0
1
SPE
6
SCK
f/4
f/8
f/32
f/64
DORD
5
MSTR
4
CPOL
3
CPHA
2
AT89LP2052/LP4052
OSC.
, is as follows:
Reset Value = 0000 0000B
SPR1
1
SPR0
0
45