ATtiny2313 Atmel Corporation, ATtiny2313 Datasheet - Page 142
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny2313
Manufacturer Part Number
ATtiny2313
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny2313
Flash (kbytes)
2 Kbytes
Pin Count
20
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
4
Hardware Qtouch Acquisition
No
Max I/o Pins
18
Ext Interrupts
18
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.12
Eeprom (bytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny2313-20
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny2313-20MI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny2313-20MU
Manufacturer:
原装ATMEL
Quantity:
20 000
Part Number:
ATtiny2313-20PI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny2313-20PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny2313-20SI
Manufacturer:
AT
Quantity:
95
Company:
Part Number:
ATtiny2313-20SU
Manufacturer:
ATMEL
Quantity:
441
Company:
Part Number:
ATtiny2313-20SU
Manufacturer:
AT
Quantity:
1 212
Company:
Part Number:
ATtiny2313A-MMH
Manufacturer:
SAMSUNG
Quantity:
101
Company:
Part Number:
ATtiny2313A-MU
Manufacturer:
ATMEL
Quantity:
313
Two-wire Mode
142
ATtiny2313
when the transfer is completed the data received from the Master is stored back into the r16
Register.
Note that the first two instructions is for initialization only and needs only to be executed
once.These instructions sets Three-wire mode and positive edge Shift Register clock. The loop
is repeated until the USI Counter Overflow Flag is set.
The USI Two-wire mode does not incorporate slew rate limiting on outputs and input noise filter-
ing. Pin names used by this mode are SCL and SDA.
Figure 63. Two-wire Mode Operation, Simplified Diagram
Figure 63
is only the physical layer that is shown since the system operation is highly dependent of the
communication scheme used. The main differences between the Master and Slave operation at
this level, is the serial clock generation which is always done by the Master, and only the Slave
uses the clock control unit. Clock generation must be implemented in software, but the shift
operation is done automatically by both devices. Note that only clocking on negative edge for
shifting data is of practical use in this mode. The slave can insert wait states at start or end of
transfer by forcing the SCL clock low. This means that the Master must always check if the SCL
line was actually released after it has generated a positive edge.
Since the clock also increments the counter, a counter overflow can be used to indicate that the
transfer is completed. The clock is generated by the master by toggling the USCK pin via the
PORT Register.
The data direction is not given by the physical layer. A protocol, like the one used by the TWI-
bus, must be implemented to control the data flow.
shows two USI units operating in Two-wire mode, one as Master and one as Slave. It
SLAVE
MASTER
Bit7
Bit7
Bit6
Bit6
Bit5
Bit5
Bit4
Bit4
Bit3
Bit3
Bit2
Bit2
Bit1
Bit1
Bit0
Bit0
Two-wire Clock
Control Unit
PORTxn
HOLD
SCL
SDA
SCL
SDA
SCL
VCC
2543L–AVR–08/10