ATtiny9 Atmel Corporation, ATtiny9 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny9
Manufacturer Part Number
ATtiny9
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny9
Flash (kbytes)
1 Kbytes
Pin Count
6
Max. Operating Frequency
12 MHz
Cpu
8-bit AVR
# Of Touch Channels
1
Hardware Qtouch Acquisition
No
Max I/o Pins
4
Ext Interrupts
4
Usb Speed
No
Usb Interface
No
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.03
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
2
Input Capture Channels
1
Pwm Channels
2
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATtiny9-MAHR
Manufacturer:
ST
Quantity:
101
Company:
Part Number:
ATtiny9-TS8R
Manufacturer:
Atmel
Quantity:
482
Company:
Part Number:
ATtiny9-TSHR
Manufacturer:
RFMD
Quantity:
5 000
Company:
Part Number:
ATtiny9TSHR
Manufacturer:
ATMEL
Quantity:
5 399
7.4.2
26
ATtiny4/5/9/10
PRR – Power Reduction Register
• Bits 3:1 – SM2..SM0: Sleep Mode Select Bits 2..0
These bits select between available sleep modes, as shown in
Table 7-2.
Note:
• Bit 0 – SE: Sleep Enable
The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP
instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer’s
purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of
the SLEEP instruction and to clear it immediately after waking up.
• Bits 7:2 – Res: Reserved Bits
These bits are reserved and will always read zero.
• Bit 1 – PRADC: Power Reduction ADC
Writing a logic one to this bit shuts down the ADC. The ADC must be disabled before shut down.
The analog comparator cannot use the ADC input MUX when the ADC is shut down.
The ADC is available in ATtiny5/10, only.
• Bit 0 – PRTIM0: Power Reduction Timer/Counter0
Writing a logic one to this bit shuts down the Timer/Counter0 module. When the Timer/Counter0
is enabled, operation will continue like before the shutdown.
Bit
0x35
Read/Write
Initial Value
SM2
0
0
0
0
1
1
1
1
1. This mode is available in all devices, although only ATtiny5/10 are equipped with an ADC
Sleep Mode Select
R
7
–
0
SM1
0
0
1
1
0
0
1
1
R
6
–
0
R
5
–
0
SM0
0
1
0
1
0
1
0
1
R
4
–
0
Sleep Mode
Idle
ADC noise reduction
Power-down
Reserved
Standby
Reserved
Reserved
Reserved
3
–
R
0
R
2
–
0
Table
PRADC
R/W
1
0
(1)
7-2.
PRTIM0
R/W
0
0
8127E–AVR–11/11
PRR