SAM3N0A Atmel Corporation, SAM3N0A Datasheet - Page 632
SAM3N0A
Manufacturer Part Number
SAM3N0A
Description
Manufacturer
Atmel Corporation
- Current page: 632 of 752
- Download datasheet (17Mb)
32.6.2.2
632
SAM3N
Waveform Properties
The different properties of output waveforms are:
• the internal clock selection. The internal channel counter is clocked by one of the clocks
• the waveform period. This channel parameter is defined in the CPRD field of the
• the waveform duty cycle. This channel parameter is defined in the CDTY field of the
• the waveform polarity. At the beginning of the period, the signal can be at high or low level.
provided by the clock generator described in the previous section. This channel parameter is
defined in the CPRE field of the PWM_CMRx register. This field is reset at 0.
PWM_CPRDx register.
- If the waveform is left aligned, then the output waveform period depends on the counter
source clock and can be calculated:
By using the Master Clock (MCK) divided by an X given prescaler value
(with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024), the resulting period formula
will be:
By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes,
respectively:
If the waveform is center aligned then the output waveform period depends on the counter
source clock and can be calculated:
By using the Master Clock (MCK) divided by an X given prescaler value
(with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will
be:
By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes,
respectively:
PWM_CDTYx register.
If the waveform is left aligned then:
If the waveform is center aligned, then:
This property is defined in the CPOL field of the PWM_CMRx register. By default the signal
starts by a low level.
(
------------------------------- -
(
--------------------------------------------- -
(
------------------------------------------ -
(
--------------------------------------------------- -
X
X*CPRD*DIVA
2
2*X*CPRD*DIVA
duty cycle
duty cycle
×
×
MCK
X
CPRD
MCK
MCK
×
MCK
CPRD
)
=
=
)
(
----------------------------------------------------------------------------------------------------------- -
)
(
----------------------------------------------------------------------------------------------------------------------------- -
period 1
(
or
period
)
or
(
--------------------------------------------- -
X*CPRD*DIVB
(
--------------------------------------------------- -
2*X*CPRD*DIVB
–
⁄
MCK
2
⁄
) 1
MCK
fchannel_x_clock
–
period
⁄
(
period
)
fchannel_x_clock
)
⁄
2
)
×
CDTY
×
CDTY
)
) )
11011A–ATARM–04-Oct-10
Related parts for SAM3N0A
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Cortex M3 Flash Microcontroller Converges Performance and Simplicity
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: