EP4SE530H40C3 Altera Corporation, EP4SE530H40C3 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP4SE530H40C3
Manufacturer Part Number
EP4SE530H40C3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera Corporation
Series
STRATIX® IV Er
Datasheet
1.EP4SGX70DF29C4N.pdf
(80 pages)
Specifications of EP4SE530H40C3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
28033024
Number Of I /o
976
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-BBGA Exposed Pad
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40C3ES
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP4SE530H40C3N
Manufacturer:
ALTERA
Quantity:
784
Part Number:
EP4SE530H40C3NES
Manufacturer:
ALTERA
Quantity:
20 000
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Electrical Characteristics
Table 1–10. OCT Calibration Accuracy Specifications for Stratix IV Devices
Table 1–11. OCT Without Calibration Resistance Tolerance Specifications for Stratix IV Devices (Part 1 of 2)
December 2011 Altera Corporation
25- R
3.0, 2.5, 1.8, 1.5, 1.2
50- R
3.0, 2.5, 1.8, 1.5, 1.2
50- R
2.5, 1.8, 1.5, 1.2
20- , 40- , and
60- R
3.0, 2.5, 1.8, 1.5, 1.2
25- R
3.0, 2.5, 1.8, 1.5, 1.2
Notes to
(1) OCT calibration accuracy is valid at the time of calibration only.
(2) 25-
(3) 20-
25- R
3.0 and 2.5
25- R
1.8 and 1.5
25- R
1.2
Symbol
Symbol
S
S
T
S
S_left_shift
S
S
S
Table
(3)
R
R
(2)
S
S
is not supported for 1.5 V and 1.2 V in Row I/O.
is not supported for 1.5 V and 1.2 V in Row I/O.
1–10:
On-Chip Termination (OCT) Specifications
If you enable OCT calibration, calibration is automatically performed at power-up for
I/Os connected to the calibration block.
termination calibration accuracy specifications.
The calibration accuracy for calibrated series and parallel OCTs are applicable at the
moment of calibration. When process, voltage, and temperature (PVT) conditions
change after calibration, the tolerance may change.
without calibration resistance tolerance to PVT changes.
Internal series termination
with calibration (25-
setting)
Internal series termination
with calibration (50-
setting)
Internal parallel termination
with calibration (50-
setting)
Expanded range for internal
series termination with
calibration (20- , 40- and
60- R
Internal left shift series
termination with calibration
(25- R
Internal series termination
without calibration (25-
setting)
Internal series termination
without calibration (25-
setting)
Internal series termination
without calibration (25-
setting)
S
S_left_shift
Description
setting)
Description
setting)
V
V
V
V
V
V
V
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
V
Conditions
Conditions
CCIO
1.5, 1.2 V
1.5, 1.2 V
1.5, 1.2 V
1.5, 1.2 V
= 3.0 and 2.5 V
= 1.8 and 1.5 V
= 3.0, 2.5, 1.8,
= 3.0, 2.5, 1.8,
= 2.5, 1.8, 1.5,
= 3.0, 2.5, 1.8,
= 3.0, 2.5, 1.8,
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
1.2 V
= 1.2 V
Table 1–10
(Note 1)
± 10
± 10
± 10
± 30
± 30
± 35
lists the Stratix IV OCT
Table 1–11
± 8
± 8
C2
C2
Resistance Tolerance
Calibration Accuracy
C3,I3, M3
C3,I3, M3
lists the Stratix IV OCT
± 10
± 10
± 10
± 40
± 40
± 50
± 8
± 8
C4,I4
C4,I4
± 10
± 10
± 10
± 40
± 40
± 50
± 8
± 8
Unit
Unit
%
%
%
%
%
%
%
%
1–8