EP4SE820H40C4 Altera Corporation, EP4SE820H40C4 Datasheet - Page 70
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP4SE820H40C4
Manufacturer Part Number
EP4SE820H40C4
Description
IC STRATIX IV FPGA 820K 1517HBGA
Manufacturer
Altera Corporation
Series
STRATIX® IV Er
Datasheet
1.EP4SGX70DF29C4N.pdf
(80 pages)
Specifications of EP4SE820H40C4
Number Of Logic Elements/cells
813050
Number Of Labs/clbs
32522
Total Ram Bits
34093056
Number Of I /o
976
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-BBGA Exposed Pad
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
1–62
Table 1–51. IOE Programmable Delay for Stratix IV Devices
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
Notes to
(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column.
(2) Minimum offset does not include the intrinsic delay.
(3) For the EP4SGX530 device density, the IOE programmable delays have an additional 5% maximum offset.
Parameter
D1
D2
D3
D4
D5
D6
(1)
Table
Programmable IOE Delay
Programmable Output Buffer Delay
1–51:
Available
Settings
16
16
16
8
8
8
Table 1–51
Table 1–52
of the output buffer. The default delay is 0 ps.
Table 1–52. Programmable Output Buffer Delay
D
Note to
(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay
OUTBUF
Min Offset
Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the
Output Buffer Delay assignment.
(2)
Table
0
0
0
0
0
0
Symbol
lists the Stratix IV IOE programmable delay settings.
lists the delay chain settings that control the rising and falling edge delays
1–52:
Industrial/
Military
0.462
0.234
1.700
0.508
0.472
0.186
Fast Model
Rising and/or falling edge
delay
Commercial
0.505
0.232
1.769
0.554
0.500
0.195
(3)
Parameter
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
C2
0.732
0.337
2.695
0.813
0.747
0.294
(Note 1)
(3)
0.795
0.372
2.927
0.882
0.799
0.319
C3
0 (default)
0.857
0.407
3.157
0.952
0.875
0.345
Typical
C4
Slow Model
100
150
December 2011 Altera Corporation
50
I3/M3
0.801
0.371
2.948
0.889
0.817
0.321
0.864
0.405
3.178
0.959
0.882
0.347
I4
Unit
ps
ps
ps
ps
I/O Timing
Unit
ns
ns
ns
ns
ns
ns