STM8S105C4 STMicroelectronics, STM8S105C4 Datasheet - Page 12

no-image

STM8S105C4

Manufacturer Part Number
STM8S105C4
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S105C4

Ram
Up to 2 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization
Two Watchdog Timers
Window watchdog and independent watchdog

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S105C4
Manufacturer:
ST
0
Part Number:
STM8S105C4/6
Manufacturer:
ST
0
Part Number:
STM8S105C4T
Manufacturer:
ST
0
Part Number:
STM8S105C4T3
Manufacturer:
ST
Quantity:
1 469
Part Number:
STM8S105C4T3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S105C4T3
Manufacturer:
ST
0
Part Number:
STM8S105C4T6
Manufacturer:
MICRONAS
Quantity:
2 100
Part Number:
STM8S105C4T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S105C4T6
0
Part Number:
STM8S105C4T6TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S105C4T6TR
0
Product overview
4
4.1
4.2
12/127
Product overview
The following section intends to give an overview of the basic features of the device functional
modules and peripherals.
For more detailed information please refer to the corresponding family reference manual
(RM0016).
Central processing unit STM8
The 8-bit STM8 core is designed for code efficiency and performance.
It contains 6 internal registers which are directly addressable in each execution context, 20
addressing modes including indexed indirect and relative addressing and 80 instructions.
Architecture and registers
Addressing
Instruction set
Single wire interface module (SWIM) and debug module (DM)
The single wire interface module and debug module permits non-intrusive, real-time in-circuit
debugging and fast memory programming.
Harvard architecture
3-stage pipeline
32-bit wide program memory bus - single cycle fetching for most instructions
X and Y 16-bit index registers - enabling indexed addressing modes with or without offset
and read-modify-write type data manipulations
8-bit accumulator
24-bit program counter - 16-Mbyte linear memory space
16-bit stack pointer - access to a 64 K-level stack
8-bit condition code register - 7 condition flags for the result of the last instruction
20 addressing modes
Indexed indirect addressing mode for look-up tables located anywhere in the address
space
Stack pointer relative addressing mode for local variables and parameter passing
80 instructions with 2-byte average instruction size
Standard data movement and logic/arithmetic functions
8-bit by 8-bit multiplication
16-bit by 8-bit and 16-bit by 16-bit division
Bit manipulation
Data transfer between stack and accumulator (push/pop) with direct stack access
Data transfer using the X and Y registers or direct memory-to-memory transfers
DocID14771 Rev 10
STM8S105xx

Related parts for STM8S105C4