STM8AF6268 STMicroelectronics, STM8AF6268 Datasheet - Page 74
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8AF6268
Manufacturer Part Number
STM8AF6268
Description
STM8AF62 Standard Line
Manufacturer
STMicroelectronics
Datasheet
1.STM8AF6168.pdf
(91 pages)
Specifications of STM8AF6268
Max Fcpu
16 MHz
Flash Program Memory
16 to 32 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycle
Data Memory
0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycles
Ram
1 to 2 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8AF6268TAY
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8AF6268TC
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8AF6268TCY
Manufacturer:
STMicroelectronics
Quantity:
50
Company:
Part Number:
STM8AF6268TD
Manufacturer:
LT
Quantity:
3
Company:
Part Number:
STM8AF6268TDY
Manufacturer:
STMicroelectronics
Quantity:
50
Electrical characteristics
74/91
Table 43.
1. Max value is based on characterization, not tested in production.
2. ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for
3. TUE 2LSB can be reached on specific salestypes on the whole temperature range.
4. Target values.
Figure 41. ADC accuracy characteristics
1. Example of an actual transfer curve
2. The ideal transfer curve
3. End point correlation line
|E
|E
|E
|E
|E
|E
|E
|E
|E
|E
Symbol
T
O
G
D
L
T
O
G
D
L
I
E
E
E
E
E
line.
|
|
|
|
INJ(PIN)
|
|
|
|
|
|
T
O
G
D
L
= Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves.
= Integral linearity error: Maximum deviation between any actual transition and the end point correlation
= Differential linearity error: Maximum deviation between actual steps and the ideal one.
= Offset error: Deviation between the first actual transition and the first ideal one.
= Gain error: Deviation between the last ideal transition and the last actual one.
and ΣI
Total unadjusted error
Offset error
Gain error
Differential linearity error
Integral linearity error
Total unadjusted error
Offset error
Gain error
Differential linearity error
Integral linearity error
ADC accuracy for V
INJ(PIN)
1023
1022
1021
(2)
(2)
in
7
6
5
4
3
2
1
Parameter
V
(2)
(2)
0
Section 10.3.6
SSA
1LSB
1
E
O
2
IDEAL
Doc ID 14952 Rev 5
(2)
(2)
(2)
(2)
3
DDA
(2)
(2)
does not affect the ADC accuracy.
=
4
V
---------------------------------------- -
= 5 V
DDA
5
1 LSB
1024
–
E
6
f
f
V
T
ADC
ADC
Conditions
SSA
IDEAL
E
7
L
(2)
= 2 MHz
= 4 MHz
E
D
1021102210231024
(3)
(1)
STM8AF61xx, STM8AF62xx
E
G
1.9
1.3
0.6
1.5
1.2
Typ
1.4
0.8
0.1
0.9
0.7
(4)
(4)
(4)
(4)
(4)
V
DDA
Max
1.5
3
4
4
3
2
1.5
3
2
1
(3)
(4)
(4)
(4)
(4)
(4)
(1)
Unit
LSB