STM8S208CB STMicroelectronics, STM8S208CB Datasheet - Page 102
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8S208CB
Manufacturer Part Number
STM8S208CB
Description
Performance line, 24 MHz STM8S 8-bit MCU, up to 128 Kbytes Flash, integrated EEPROM
Manufacturer
STMicroelectronics
Datasheet
1.STM8S207M8.pdf
(103 pages)
Specifications of STM8S208CB
Max Fcpu
up to 24 MHz, 0 wait states @ fCPU≤ 16 MHz
Program
up to 128 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data
up to 2 Kbytes true data EEPROM; endurance 300 kcycles
Ram
up to 6 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8S208CBT6
Manufacturer:
ST
Quantity:
1 001
Company:
Part Number:
STM8S208CBT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S208CBT6
Manufacturer:
ST
Quantity:
20 000
Revision history
102/103
Table 58.
14-Sep-2010
22-Mar-2011
10-Feb-2012
Date
Document revision history (continued)
Revision
10
11
12
Added part number STM8S208M8 to
Updated "reset state" of
table.
Added footnote
Table 9: General hardware register
values; updated the reset state values of RST_SR, CLK_SWCR,
CLK_HSITRIMR, CLK_SWIMCCR, IWDG_KR, and ADC_DRx
registers; added the reset values of the CAN paged registers.
Figure 36: Recommended reset pin
0.1 µF.
Figure 40: Typical application with I2C bus and timing
t
t
Table 1: Device
Table 2: STM8S20xxx performance line
STM8S207K8 device and changed the RAM value of all other
devices to 6 Kbytes.
Figure
pins 80, 64, 48, and 32 respectively.
Table 6: Pin
Table 9: General hardware register
register.
Section 10.3.7: Reset pin
rest network.
Figure 1: STM8S20xxx performance line block
POR/PDR and BOR; updated LINUART input; added legend.
Table 18: General operating
Table 26: Total current consumption in halt mode at VDD = 5
updated title, modified existing max column, and added new max
column (at 125 °C) with data.
Table 37: I/O static
max values for rise and fall time; added footnote 3; updated typ and
max pull-up resistor values.
Section 10.3.7: Reset pin
text below
Table 41: NRST pin
the NRST pull-up resistor.
w(SCKH)
r(SCL)
Doc ID 14733 Rev 12
, and t
3,
, t
Figure
w(SCKL)
Figure 35
f(SCL)
description: updated note
4
summary: added STM8S207K8.
4,
, t
to
respectively.
r(SCK)
Figure
characteristics: added new condition and new
Table 6: Pin
characteristics: updated typ and max values of
Table 5: Legend/abbreviations for pinout
, and t
characteristics: updated cross reference in
characteristics: added text regarding the
5, and
conditions: updated V
Changes
f(SCK)
description.
Figure
map: standardized all reset state
protection: replaced 0.01 µF with
map: removed I2C_PECR
replaced by t
STM8S207xx, STM8S208xx
Table 1: Device
3
features: added
7: removed TIM1_CH4 from
and added note 5.
diagram: updated
w(SCLH)
CAP
diagram:
summary.
.
, t
w(SCLL)
V:
,