STM8AF6246 STMicroelectronics, STM8AF6246 Datasheet - Page 45
STM8AF6246
Manufacturer Part Number
STM8AF6246
Description
STM8AF62 Standard Line
Manufacturer
STMicroelectronics
Datasheet
1.STM8AF6168.pdf
(91 pages)
Specifications of STM8AF6246
Max Fcpu
16 MHz
Flash Program Memory
16 to 32 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycle
Data Memory
0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycles
Ram
1 to 2 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8AF6246
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8AF6246TASSSX
Manufacturer:
STMicroelect
Quantity:
2 702
Part Number:
STM8AF6246TCSSSY
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8AF6246TDSSS
Manufacturer:
NEC
Quantity:
132
Part Number:
STM8AF6246TDSSSX
Manufacturer:
ST
Quantity:
20 000
STM8AF61xx, STM8AF62xx
Table 18.
Option byte no.
OPT0
OPT1
OPT2
Option byte description
ROP[7:0]: Memory readout protection (ROP)
UBC[5:0]: User boot code area
AFR7: Alternate function remapping option 7
AFR6: Alternate function remapping option 6
AFR5: Alternate function remapping option 5
AFR4: Alternate function remapping option 4
AFR3: Alternate function remapping option 3
AFR2: Alternate function remapping option 2
AFR1: Alternate function remapping option 1
AFR0: Alternate function remapping option 0
0xAA: Enable readout protection (write access via SWIM protocol)
Note: Refer to the STM8S and STM8A microcontroller families reference
manual (RM0016) section on Flash/EEPROM memory readout
protection for details.
0x00: No UBC, no write-protection
0x01: Page 0 to 1 defined as UBC, memory write-protected
0x02: Page 0 to 3 defined as UBC, memory write-protected
0x03 to 0x3F: Pages 4 to 63 defined as UBC, memory write-protected
Note: Refer to the STM8S and STM8A microcontroller families reference
manual (RM0016) section on Flash/EEPROM write protection for more
details.
0: Port D4 alternate function = TIM2_CH1
1: Port D4 alternate function = BEEP
0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4
1: Port B5 alternate function = I
I
0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2,
port B1 alternate function = AIN1, port B0 alternate function = AIN0.
1: Port B3 alternate function = TIM1_ETR, port B2 alternate function =
TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate
function = TIM1_CH1N.
Reserved, bit must be kept at "0"
0: Port D0 alternate function = TIM3_CH2
1: Port D0 alternate function = TIM1_BKIN
0: Port D0 alternate function = TIM3_CH2
1: Port D0 alternate function = CLK_CCO
Note: AFR2 option has priority over AFR3 if both are activated
0: Port A3 alternate function = TIM2_CH3, port D2 alternate function
TIM3_CH1.
1: Port A3 alternate function = TIM3_CH1, port D2 alternate function
TIM2_CH3.
0: Port D3 alternate function = TIM2_CH2
1: Port D3 alternate function = ADC_ETR
2
C_SCL.
Doc ID 14952 Rev 5
Description
2
C_SDA, port B4 alternate function =
Option bytes
45/91