STM8S003K3 STMicroelectronics, STM8S003K3 Datasheet - Page 81

no-image

STM8S003K3

Manufacturer Part Number
STM8S003K3
Description
Value line, 16 MHz STM8S 8-bit MCU, 8 Kbytes Flash, 128 bytes data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S003K3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 100 cycles
Data Memory
128 bytes of true data EEPROM; endurance up to 100 000 write/erase cycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S003K3
Manufacturer:
ST
0
Part Number:
STM8S003K3T6
Manufacturer:
TI
Quantity:
120
Part Number:
STM8S003K3T6
Manufacturer:
ST
0
Part Number:
STM8S003K3T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S003K3T6
0
Part Number:
STM8S003K3T6C
Manufacturer:
XILINX
Quantity:
101
Part Number:
STM8S003K3T6C
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S003K3T6C
Manufacturer:
ST
0
Part Number:
STM8S003K3T6C
Manufacturer:
ST
Quantity:
180
Part Number:
STM8S003K3T6C
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S003K3T6C
0
Company:
Part Number:
STM8S003K3T6C
Quantity:
8 000
Company:
Part Number:
STM8S003K3T6C
Quantity:
24 000
Part Number:
STM8S003K3T6CTR
Manufacturer:
NXP
Quantity:
43 000
Part Number:
STM8S003K3T6CTR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S003K3T6CTR
0
STM8S003K3 STM8S003F3
9.3.10
Symbol
t
t
C
(1)
(2)
(3)
low time
(4)
the undefined region of the falling edge of SCL
w(STO:ST A)
su(STO)
b
The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge
f
Data based on standard I
The maximum hold time of the start condition has only to be met if the interface does not stretch the
MASTER
Parameter
STOP condition setup time
STOP to START condition time
(bus free)
Capacitive load for each bus line
, must be at least 8 MHz to achieve max fast I
1. Measurement points are made at CMOS levels: 0.3 x VDD and 0.7 x VDD.
10-bit ADC characteristics
Subject to general operating conditions for V
Figure 41: Typical application with I
SDA
SCL
I
2
t
C bus
f(SDA)
2
C protocol requirement, not tested in production
t
h(STA)
START
4.7k
t
w(SCLH)
t
r(SDA)
V DD
t
w(SCLL)
DocID018576 Rev 2
4.7k
V DD
t
su(SDA)
Standard mode I
Min
t
r(SCL)
4.0
4.7
100
100
(2)
t
h(SDA)
t
f(SCL)
2
SDA
SCL
DD
C speed (400kHz)
, f
MASTER
STM8S
2
C bus and timing diagram
2
C
Max
, and T
400
(2)
t
su(STA)
A
t
su(STO)
Fast mode I
Min
unless otherwise specified.
Electrical characteristics
0.6
1.3
t
STOP
w(STO:STA)
(2)
REPEATED
START
Max
ai17490
400
START
2
C
(2)
(1)
Unit
μs
pF
81/99

Related parts for STM8S003K3