IRMCK171TR International Rectifier, IRMCK171TR Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/3/338/international_rectifier_sml.jpg)
IRMCK171TR
Manufacturer Part Number
IRMCK171TR
Description
A high performance OTP based motion control IC designed primarily for appliance applications.
Manufacturer
International Rectifier
Datasheet
1.IRMCK171TR.pdf
(34 pages)
Specifications of IRMCK171TR
Package
QFP48
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IRMCK171TR
Manufacturer:
International Rectifier
Quantity:
10 000
IRMCK171
List of Figures
Figure 1 Typical Application Block Diagram Using IRMCK171........................................................................ 5
Figure 2 Pinout of IRMCK171........................................................................................................................... 6
Figure 3 Crystal circuit example ..................................................................................................................... 16
Figure 4 Voltage droop and S/H hold time ..................................................................................................... 17
Figure 5 A capacitor of 47pF is recommended at the output pin of all op amps............................................ 18
Figure 6 SYNC timing..................................................................................................................................... 19
Figure 7 Gatekill timing................................................................................................................................... 20
Figure 8 ITRIP timing...................................................................................................................................... 20
Figure 9 Interrupt timing ................................................................................................................................. 21
2
Figure 10 I
C Timing....................................................................................................................................... 21
Figure 11 SPI write timing .............................................................................................................................. 22
Figure 12 SPI read timing............................................................................................................................... 23
Figure 13 UART timing ................................................................................................................................... 24
Figure 14 CAPTURE timing............................................................................................................................ 25
Figure 15 OTP programming timing ............................................................................................................... 26
Figure 16 JTAG timing.................................................................................................................................... 27
Figure 17 PWMUL/PWMUH/PWMVL/PWMVH/PWMWL/PWMWH output ................................................... 28
Figure 18 All digital I/O except motor PWM output ........................................................................................ 28
Figure 19 RESET, GATEKILL I/O .................................................................................................................. 29
Figure 20 Analog input ................................................................................................................................... 29
Figure 21 Analog operational amplifier output and AREF I/O structure ...................................................... 29
Figure 22 VPP programming pin I/O structure ............................................................................................... 30
Figure 23 VSS and AVSS pin structure.......................................................................................................... 30
Figure 24 VDD1 and VDDCAP pin structure.................................................................................................. 30
Figure 25 XTAL0/XTAL1 pins structure.......................................................................................................... 30
This document is the property of International Rectifier and may not be copied or distributed without expressed consent.
4