74ALVCHS16830DGB,1 NXP Semiconductors, 74ALVCHS16830DGB,1 Datasheet - Page 2
![IC ADDRESS DVR 18-36BIT 80TSSOP](/photos/7/8/70870/80-tssop_sot647-1_pkg_sml.jpg)
74ALVCHS16830DGB,1
Manufacturer Part Number
74ALVCHS16830DGB,1
Description
IC ADDRESS DVR 18-36BIT 80TSSOP
Manufacturer
NXP Semiconductors
Series
74ALVCHSr
Datasheet
1.74ALVCHS16830DGB1.pdf
(10 pages)
Specifications of 74ALVCHS16830DGB,1
Logic Type
18-Bit to 36-Bit Address Driver
Number Of Elements
2
Number Of Bits Per Element
9
Current - Output High, Low
24mA, 24mA
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
80-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935270265118
ALVCHS16830DGB-T
ALVCHS16830DGB-T
ALVCHS16830DGB-T
ALVCHS16830DGB-T
Philips Semiconductors
FEATURES
DESCRIPTION
The ALVCHS16830 address driver is designed for 2.3 V to 3.6 V
V
Diodes to V
The bus hold feature retains the inputs’ last state whenever the input
bus goes to high impedance. This prevents floating inputs and
eliminates the need for pull up or pull down resistors.
To ensure the high-impedance state during power up or power
down, the output-enable (OE) input should be tied to V
pullup resistor; the minimum value of the resistor is determined by
the current-sinking capability of the driver.
The 74ALVCHS16830 is characterized for operation from –40 to
+85 C.
FUNCTION TABLE
ORDERING INFORMATION
80-pin plastic thin very small outline (TVSOP)
2002 Mar 15
CC
Diodes on inputs clamp overshoot
ESD classification testing is done to JEDEC Standard JESD22.
Protection exceeds 2000 V HBM per method A114.
Latch-up testing is done to JEDEC Standard JESD78, which
exceeds 100 mA.
Bus hold on data inputs eliminates the need for external
pullup/pulldown resistors
Packaged in thin very small-outline package (TVSOP) — 0.4 mm
pitch
Optimized for use with PCK953 in SDRAM module applications
Low noise, low skew
18-bit to 36-bit address driver with bus hold (3-State)
OE1
operation.
H
H
H
L
L
L
L
CC
have been added on the inputs to clamp overshoot.
Inputs
OE2
H
H
H
L
L
L
L
PACKAGES
A
H
H
H
X
L
L
L
1Yn
H
H
L
Z
Z
L
Z
Outputs
CC
through a
TEMPERATURE RANGE
2Yn
H
H
Z
Z
Z
L
L
–40 to +85 C
2
PIN CONFIGURATION
74ALVCHS16830DGB
2Y18
1Y18
2Y17
1Y17
GND
GND
GND
GND
GND
GND
GND
GND
OE1
OE2
V
V
2Y1
1Y1
A10
V
A14
A15
A16
V
1Y2
A11
A12
A13
A17
A18
2Y2
A1
A2
A3
A4
A5
A6
A7
A8
CC
CC
A9
CC
CC
ORDER CODE
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
1
2
3
4
5
6
7
8
9
TOP VIEW
74ALVCHS16830
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55 V
54 1Y12
53
52
51
50
49
48 1Y14
47 2Y14
46 V
45
44
43
42
41
1Y3
2Y3
GND
1Y4
2Y4
V
1Y5
2Y5
GND
1Y6
2Y6
GND
1Y7
2Y7
V
1Y8
2Y8
GND
1Y9
2Y9
1Y10
2Y10
GND
1Y11
2Y11
2Y12
GND
1Y13
2Y13
GND
1Y15
2Y15
GND
1Y16
2Y16
CC
CC
CC
CC
DWG NUMBER
853-2280 27859
SOT647-1
Product data
SW00723