M25P80 Numonyx, B.V., M25P80 Datasheet - Page 30

no-image

M25P80

Manufacturer Part Number
M25P80
Description
8 Mbit, low voltage, serial Flash memory with 75 MHz SPI bus interface
Manufacturer
Numonyx, B.V.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P80
Manufacturer:
ST
0
Part Number:
M25P80-AVMN6
Manufacturer:
ST
0
Part Number:
M25P80-AVMN6TP
Manufacturer:
ST
0
Part Number:
M25P80-UMW6TG
Manufacturer:
ST
0
Part Number:
M25P80-UMW6TG
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P80-VM6G
Quantity:
1 800
Part Number:
M25P80-VMC6G
Manufacturer:
ST
0
Company:
Part Number:
M25P80-VMC6TG
Quantity:
4 000
Company:
Part Number:
M25P80-VMN3TPB
Quantity:
15 000
Part Number:
M25P80-VMN6P
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
M25P80-VMN6P
Quantity:
30
Part Number:
M25P80-VMN6PBA
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P80-VMN6TP
Manufacturer:
Numonyx
Quantity:
22 500
Part Number:
M25P80-VMN6TP
Manufacturer:
MICRON44
Quantity:
2 163
Instructions
6.9
30/52
Sector Erase (SE)
The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it
can be accepted, a Write Enable (WREN) instruction must previously have been executed.
After the Write Enable (WREN) instruction has been decoded, the device sets the Write
Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, and three address bytes on Serial Data Input (D). Any address inside the
Sector (see
must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip
Select (S) is driven High, the self-timed Sector Erase cycle (whose duration is t
initiated. While the Sector Erase cycle is in progress, the Status Register may be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified
time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.
A Sector Erase (SE) instruction applied to a page which is protected by the Block Protect
(BP2, BP1, BP0) bits (see
Figure 15. Sector Erase (SE) instruction sequence
1. Address bits A23 to A20 are Don’t Care.
S
C
D
Table
3) is a valid address for the Sector Erase (SE) instruction. Chip Select (S)
0
Table 3
1
2
Instruction
3
and
4
Figure
5
Table
6
7
15.
MSB
2) is not executed.
23 22
8
9
24 Bit Address
2
29 30 31
1
0
AI03751D
SE
) is
M25P80

Related parts for M25P80