T8531-TL-DB Agere Systems, Inc., T8531-TL-DB Datasheet - Page 30

no-image

T8531-TL-DB

Manufacturer Part Number
T8531-TL-DB
Description
Multichannel programmable codec chip set. Dry pack tray.
Manufacturer
Agere Systems, Inc.
Datasheet
Codec Chip Set
Timing Characteristics
* Card address 0, bit offset 0 assumed.
† Card address 0 assumed.
Notes:
A is the position of the frame sync pulse in the delayed mode.
B is the position of the frame sync pulse in the nondelayed mode.
30
SDR
SDX
SCK
SFS
*
A
tSFHSCL
Figure 9. Timing Characteristics of PCM Interface Assuming 2.048 MHz SCK Rate
1
B
1
tSCLSFL
1
tSCHDXV
2
tFSHFSL
2
2
3
3
3
TIME SLOT 0
(continued)
4
4
4
tDRVSCL
5
5
tSCLDRX
5
6
6
6
7
7
7
8
8
8
9
10
11
TIME SLOT 1
12
13
tSCHSCL
Lucent Technologies Inc.
tSCLSCH
14
November 2000
15
16
5-4233.a (F)
1
1
1

Related parts for T8531-TL-DB