MCC501RX166TD0B Motorola / Freescale Semiconductor, MCC501RX166TD0B Datasheet - Page 24

• Manufacturer Part Number: MCC501RX166TD0B
• Description: Network Processor, 16 Processing Elements, 166MHz Core Operating Frequency, 5Gbps Max Throughput, 838-CBGA
• Manufacturer: Motorola / Freescale Semiconductor

24
January 21, 2002— Preliminary Version
CP Interface Signals
C
HAPTER
2: S
IGNAL
D
ESCRIPTIONS
Table 3 Clock and Reference Signals (continued)
*
†
‡
The C-5 NP’s 16 CPs support various network physical interfaces, providing a serial
interface to the PHY layer. Interfaces are configured via bits in the C-5 NP register set.
Many interfaces are possible by programming the configuration registers. CPs can be
used individually or in a cluster (four CPs) to implement the various interfaces.
Table 4
physical I/O pins associated with each CP. All pins are capable of receiving data, with some
configurable to be input clocks, output clocks, or data drivers. In addition, pairs of pins can
be configured as differential pairs for LVPECL compatibility.
In the case of RMII, OC-3, DS1, and DS3, the drivers and receivers at the pin are locally
configured to match the relevant PHY or Framer chip. OC-12 uses the aggregation of four
CPs (one cluster), while GMII and Ten Bit Interface (TBI) can use either eight CPs (four for
receive and four for transmit) or four CPs that share the transmit and receive functions for
non-wire speed applications.
During CP aggregation, all 28 pins associated with a cluster are routed to all of the Serial
Data Processors (SDPs) in that cluster. This allows round-robin usage of portions of the
SDPs, with each getting access to the necessary I/O pins.
The signals for the following CP physical interfaces are included in this section:
•
•
Signal Name
CCLK6
CCLK7
CPREF‡
Total
SCLK and SCLKX must not be AC-coupled.
The frequencies specified for CCLK0 - CCLK7 allow full flexibility for the C-5 NP. Clock inputs associated with a
specific protocol should be wired to ground when that protocol is not used by the C-5 NP. It is also possible
to use one or more CCLKn inputs for other frequencies. Contact your C-Port representative for more
information.
If any of the CPs are configured for LVPECL operation (OC3) using the pin mode registers, then CPREF must
be wired to an external reference, as specified in
LVPECL operation, then the CPREF pin can be left unconnected. It is acceptable to tie the CPREF pin high or
low through a resistor, or into the specified reference, but this is not required.
DS1/T1 Framer Interface Configuration
10/100 Ethernet (RMII) Configuration
provides a quick reference of all the CP pins organized by clusters. There are seven
Pin #
K14
K16
L13
Total
1
1
1
11
Type
LVTTL
LVTTL
LVPECL
Table 34
on page 65. If none of the CPs are configured for
I/O
I
I
I
Signal Description
125MHZ_CLK (Gigabit Ethernet)†
155_52MHZ_CLK (OC-3)†
Reference
C-Port Confidential