STE2004S STMicroelectronics, STE2004S Datasheet
STE2004S
Available stocks
Related parts for STE2004S
STE2004S Summary of contents
Page 1
... The STE2004S is a low power CMOS LCD con- troller driver. Designed to drive a 65 rows by 102 columns graphic display, it provides all necessary functions in a single chip, including on-chip LCD supply and bias voltages generators, resulting in a minimum of externals components and in a very low power consumption ...
Page 2
... STE2004S Table 2. PIN DESCRIPTION N° Pad Type R0 to R64 1-6 O 109-141 C0 to C101 6-107 O V 192-203 GND SS V 156-163 Supply DD1 V 164-171 Supply DD2 V 205-209 Supply LCD V 204 Supply LCDSENSE V 145 Supply SENSE_SLAVE V 190-177- O SSAUX 147 V 142 O DD1AUX SEL1,2,3 152 153 154 ...
Page 3
... CANNOT BE LEFT FLOATING I Master/Slave Configuration Bit:- CANNOT BE LEFT FLOATING M/S PIN OSC_OUT FR_OUT High ENABLED Enabled Low ENABLED Enabled STE2004S Function Configuration Internal Oscillator Enabled Internal Oscillator Disabled Internal Oscillator Disabled FR_IN Charge Pump Disabled AuxVsense Disabled Enabled Charge Pump in Slave Mode or Ext Power ...
Page 4
... STE2004S Figure 2. Chip Mechanical Drawing COL 50 COL 51 COL 101 ROW 32 ROW 37 4/66 MARK_1 ROW 5 ROW 0 COL 0 MARK_3 STE2004S (0, MARK_4 MARK_2 ROW28 ROW31 FR_OUT OSC_OUT VLCD VLCDSENSE VSS TEST_MODE VSSAUX SCLK - SCL SDOUT SDIN - SDAIN SDAOUT VSSAUX ...
Page 5
... C1(t) - R0(t) 1 ∆V (t) = C1(t) - R1(t) 2 ....... ..... 64 FRAME LCD LCD LCD LCD ..... 64 FRAME D00IN1154 STE2004S ∆V (t) 1 ∆V (t) 2 5/66 ...
Page 6
... STE2004S and the internal Charge Pump of both device. If M/S is connected to VDD1, the driver is configured to work in Master Mode. When STE2004S is in Mas- ter Mode the Vsense_Slave Pin is disabled and is possible to control the VLCD value using Vop Bits. The Master Time Generator outputs on FR_OUT and on OSC_OUT the relevant timing references ...
Page 7
... Figure 6. Bias level Generator thus providing an 1/(n+4) ratio, with n calculated from: For and an 1/9 ratio is set. For and an 1/8 ratio is set. The STE2004S provides three bits (BS0, BS1, BS2) for programming the desired Bias Ratio as shown below: STE2004S OSCOUT FROUT ...
Page 8
... STE2004S Table 3. BS2 The following table Bias Level for and are provided: Table 4. Symbol 3.6 LCD Voltage Generation The LCD Voltage at reference temperature (To = 27°C) can be set using the VOP register content according to ...
Page 9
... Temperature Coefficients As the viscosity, and therefore the contrast, of the LCD are subject to change with temperature, there's the need to vary the LCD Voltage with temperature. STE2004S provides the possibility to change the VLCD in a linear fashion against temperature with eight different Temperature Coefficient selectable through T2, T1 and T0 bits ...
Page 10
... STE2004S 3.8 Display Data RAM The STE2004S, provides an 102X65 bits Static RAM to store Display data. This is organized into 9 (Bank0 to Bank8) banks with 102 Bytes. One of these Banks can be used for Icons. RAM access is accomplished in either one of the Bus Interfaces provided (see below). Allowed addresses are X0 to X101 (Horizontal) and (Vertical) ...
Page 11
... Figure 11. Automatic data RAM writing sequence with V=1 and Data RAM Mirrored Format (MX=1) 101 BANK 0 BANK 1 BANK 2 BANK 3 BANK 4 BANK 5 BANK 6 BANK 7 BANK Carriage=101; Y-Carriage = 100 99 98 100 99 98 STE2004S 98 99 100 101 LR0049 98 99 100 101 LR0050 LR0051 LR0052 11/ ...
Page 12
... STE2004S Figure 12. Automatic data RAM writing sequence with X-Y Carriage Return (V=0; MX= BANK 0 BANK 1 BANK 2 Y CARR BANK 7 BANK 8 Figure 13. Automatic data RAM writing sequence with X-Y Carriage Return (V=1; MX= BANK 0 BANK 1 BANK 2 Y CARR BANK 7 BANK 8 Figure 14. Automatic data RAM writing sequence with X-Y Carriage Return (V=0; MX=1) ...
Page 13
... BANK 0 BANK 1 BANK 2 BANK 3 BANK 4 LSB BANK 5 BANK 6 BANK 7 BANK 8 Figure 17. Data RAM Byte organization with LSB BANK 0 BANK 1 BANK 2 BANK 3 BANK 4 MSB BANK 5 BANK 6 BANK 7 BANK STE2004S 98 99 100 101 LR0057 98 99 100 101 LR0058 13/66 ...
Page 14
... STE2004S Figure 18. Memory Rows vs. Row Drivers Mapping ICON_MODE=1 and MUX Address Y-CARRIAGE ...
Page 15
... 100 101 STE2004S ROW Output Normal Reverse direction direction R0 R64 R1 R63 R2 R62 R3 R61 R4 R60 R5 R59 R6 R58 R7 R57 R8 R56 R9 R55 R10 R54 R11 R53 R12 R52 R13 ...
Page 16
... STE2004S Figure 20. Memory Rows vs. Row Drivers Mapping ICON_MODE=1, Y-Carriage<=6 and MUX Address ...
Page 17
... 100 101 STE2004S ROW Output Normal Reverse direction direction R0 R56 R1 R55 R2 R54 R3 R53 R4 R52 R5 R51 R6 R50 R7 R49 R8 R48 R9 R47 R10 R46 R11 R45 R12 R44 R13 ...
Page 18
... STE2004S Figure 22. Memory Rows vs. Row Drivers Mapping ICON_MODE=0, Y-Carriage=7, Scrolling Pointer>07h and MUX Address ...
Page 19
... 100 101 STE2004S ROW Output Normal Reverse direction direction R0 R55 R1 R54 R2 R53 R3 R52 R4 R51 R5 R50 R6 R49 R7 R48 R8 R47 R9 R46 R10 R45 R11 R44 R12 R43 R13 ...
Page 20
... STE2004S Figure 24. Memory Rows vs. Row Drivers Mapping ICON_MODE=1, Y-Carriage=8, Scrolling Pointer<10h and MUX Address ...
Page 21
... 100 101 STE2004S ROW Output Reverse direction R0 R56 R1 R55 R2 R54 R3 R53 R4 R52 R5 R51 R6 R50 R7 R49 R8 R48 R9 R47 R10 R46 R11 R45 R12 R44 R13 R43 R14 ...
Page 22
... STE2004S Figure 26. Memory Rows vs. Row Drivers Mapping ICON_MODE=1, Y-Carriage<=4 and MUX33 D Y Address ...
Page 23
... 100 101 STE2004S ROW Output Normal Reverse direction direction R0 R48 R1 R47 R2 R46 R3 R45 R4 R44 R5 R43 R6 R42 R7 R41 R8 R40 R9 R39 R10 R38 R11 R37 R12 R36 R13 ...
Page 24
... R61 R62 R63 R64 ICON MUX 49 COLUMN DRIVERS R32 R33 R34 R35 R36 R37 R38 R39 R40 R41 R42 R43 R44 STE2004S R45 R46 R47 R48 R49 R50 R51 R52 R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63 ...
Page 25
... BUS INTERFACES To provide the widest flexibility and ease of use the STE2004S features Six different methods for interfac- ing the host Controller. To select the desired interface the SEL1, SEL2 and SEL3 pads need to be con- nected to a logic LOW (connect to GND logic HIGH (connect to VDD). All the I/O pins of the unused interfaces must be connected to GND ...
Page 26
... SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance possible that during the acknowledge cycle the STE2004S will not be able to create a valid logic 0 level. By splitting the SDA input from the output the device could be used in a mode that ignores the acknowledge bit ...
Page 27
... All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I transfer. 4.1.1.1 Writing Mode. If the R/W bit is set to logic 0 the STE2004S is set receiver. After the slaves acknowledge one or more command word follows to define the status of the device. A command word is composed by three bytes. The first is a control byte which defines the Co and D/C values, the second and third are data bytes ...
Page 28
... The serial interface is active only if the CS line is set to a logic 0. When CS line is high the serial peripheral power consumption is zero. While CS pin is high the serial interface is kept in reset. The STE2004S is always a slave on the bus and receive the communication clock on the SCLK pin from the master. ...
Page 29
... DB5 LSB LR0071 DB4 DB3 DB2 DB1 DB0 DB7 Don't Don't Don't Don't Don't Care Care Care Care Care High-Z DB4 DB3 DB2 DB1 DB0 ID Number High-Z DB4 DB3 DB2 DB1 DB0 STATUS BYTE DATA Read LR00076 STE2004S DB6 DB5 LR0072 29/66 ...
Page 30
... It consists of three lines: one/two for data signals (SDIN,SDOUT), one for clock signals (SCLK) and one for peripheral enable (CS). If the R/W bit is set to logic 0 the STE2004S is set receiver. One or more command word follows to define the status of the device. A command word is composed by two bytes. The first is a control byte which defines Co, D/C, R/W H[1;0] and HE values, the second is a data byte (fig 39) ...
Page 31
... DATA Byte = Command DATA Byte = DDRAM Data if D/C=1 LR0002 Don't Don't Don't Don't Don't Don't Care Care Care Care Care Care High-Z DB5 DB4 DB3 DB2 DB1 DB0 ID-Number High-Z DB5 DB4 DB3 DB2 DB1 DB0 STATUS BYTE DATA Read LR0077 STE2004S if D/C=0 31/66 ...
Page 32
... The serial interface is active only if the CS line is set to a logic 0. When CS line is high the serial peripheral power consumption is zero. While CS pin is high the serial interface is kept in reset. The STE2004S is always a slave on the bus and receive the communication clock on the SCLK pin from the master. ...
Page 33
... DB3 DB2 DB1 DB0 D/C Don't Don't Don't Don't Don't Don't Care Care Care Care Care Care High-Z DB5 DB4 DB3 DB2 DB1 DB0 ID-Number High-Z DB5 DB4 DB3 DB2 DB1 DB0 STATUS BYTE DATA Read 1 LR0080 STE2004S DB7 DB6 LR0074 LR0075 33/66 ...
Page 34
... STE2004S 4.3 Parallel Interface The STE2004S selectable parallel Interfaces are 68000-series and 8080-series. They are both an 8-bits bi-directional link between the display driver and the application supervisor. Throughout both parallel interfaces can be read the I 4.3.1 68000-series parallel interface low after the positive edge of RES, the 68000 parallel interface is ready to receive or transmit data. ...
Page 35
... Data are output on D0-D7 bus on RD rising edge. Data Bus is set in high impedance mode when RD is set to logic 1. Accordingly to R bit value I2C Address or Status Byte is output on D0-D7 bus. Figure 49. 8080-series parallel bus protocol - one byte transmission CS D/C R Always the same data is output on D0- STE2004S LR0082 LR0046 LR0083 35/66 ...
Page 36
... STE2004S Figure 50. 8080-series parallel bus protocol - several bytes transmission CS D Figure 51. 8080-series Parallel interface protocol in Reading Mode Figure 52. 8080-series Parallel interface protocol in Reading Mode (Several Bytes Note 1) Data Bus is configured in high impedence mode after every RD rising edge ...
Page 37
... Board Procedure" only under the following conditions bit = 0 - Frame Rate (FR[1:0]=”75Hz”) - Power Down ( Dual Partial Display Disabled (PE= Y-CARRIAGE=8 - X-CARRIAGE=101 (display off). Bias generator and and then is possible to disconnect V SS STE2004S generator LCD ). The internal LCDOUT 37/66 ...
Page 38
... C interface). 5.5 Scrolling Function The STE2004S can scroll the graphics display in units of raster-rows. The scrolling function is achieved changing the correspondence between the rows of the logical memory map and the output row drivers. The scroll function doesn't affect the data ram content only related to the visualization process. The information output on the drivers is related to the row reading sequence (the 1st row read is output on R0, the 2nd on R1 and so on) ...
Page 39
... SET 2nd Sector Start Address SET Driver in Normal Mode (PE=0) END OF PARTIAL DISPLAY CONFIG. SECTION2 Icon Row Icon Row Icon Row Icon Row Icon Row Icon Row Icon Row Icon Row STE2004S OPTIONAL1 OPTIONAL RESET STATE 000 39/66 ...
Page 40
... STE2004S 6 ID-NUMBER The STE2004S allows to program a Driver Identification Number (ID-Number). This make possible to eas- ily manage on one platform more than one LCD module with different configuration parameters. Four are the device ID-Numbers programmable: 00111100, 00111101, 0011110 & 0011111. All have in common the first 6 bits (001111). The two least significant bit could be set connecting the SA0 and SA1 inputs to a VSS or VDD1 ...
Page 41
... NW3 NW2 NW1 NW0 YC-3 YC-2 YC-1 YC-0 1 XC-6 XC-5 XC-4 XC-3 XC-2 XC-1 XC-0 STE2004S Description Read I C Address or Status Byte (with 3-Lines Serial & 4-lines SPI only) H[1] H[0] Page selector, Power Down Management; Entry Mode MY DO ID1 ID0 D1 D0 Writes data to RAM ...
Page 42
... STE2004S Table 12. Explanations of Table 3 & 4 symbols BIT 0 DIR Scroll by one down H[0] Select page 0 PD Device fully working V Horizontal addressing MX Normal X axis addressing MY Image is displayed not vertically mirrored DO MSB on TOP PE Partial Display disabled MUX MUx 65 Mode R Read ID-Number / I2C Address Table 13. PAGE SELECTION ...
Page 43
... VLCD temperature Coefficient 7 DESCRIPTION VLCD temperature Coefficient 0 VLCD temperature Coefficient 2 VLCD temperature Coefficient 3 VLCD temperature Coefficient 6 DESCRIPTION Multiplication Factor X2 Multiplication Factor X3 Multiplication Factor X4 Multiplication Factor X5 NOT USED NOT USED NOT USED AUTOMATIC STE2004S RESET STATE 01 RESET STATE 000 RESET STATE 00 RESET STATE 000 43/66 ...
Page 44
... STE2004S Table 21. BIAS RATIO BS2 BS1 BS0 Table 22. Y CARRIAGE RETURN REGISTER Y-C[3] Y-C[2] Y-C[1] Y-C[ Table 23. PARTIAL DISPLAY CONFIGURATION ...
Page 45
... STE2004S SDAOUT SDAIN RES SCL SDA STE2004S CS SCLK SDIN SDOUT RES SCLK SD SLAVE CS CS RES D/C SCLK SDIN SDOUT D/C SCLK SD SLAVE CS SDAOUT SDAIN LR0214 NOTE: MASTER and SLAVE I2C AADDRESS MUST BE DIFFERENT CS SCLK SDIN SDOUT LR0215 STE2004S D/C CS SCLK SDIN SDOUT LR0216 STE2004S 45/66 ...
Page 46
... SDIN-SDAIN SDAOUT VSSAUX R D/C CS RES VDD2 ANALOG VDD VDD1 DIGITAL VDD ICON VDD1 / VSSAUX SEL1 VSSAUX SEL2 SEL3 EXT_SET VDD1 / VSSAUX M/S VDD1 SA0 VDD1 / VSSAUX SA1 VDD1 / VSSAUX VSSAUX TEST VREF VSENSE_SLAVE OSC_IN FR_IN VDD1_AUX STE2004S D/C CS RW-RD E-WR D7-D0 LR0217 8 LINES µP LR0110 ...
Page 47
... SDIN-SDAIN SDAOUT VSSAUX R D/C CS RES VDD2 ANALOG VDD VDD1 DIGITAL VDD ICON VDD1 / VSSAUX SEL1 VSSAUX SEL2 VDD1 SEL3 VSSAUX EXT_SET VDD1 / VSSAUX M/S VDD1 SA0 VDD1 / VSSAUX SA1 VDD1 / VSSAUX VSSAUX TEST VREF VSENSE_SLAVE OSC_IN FR_IN VDD1_AUX STE2004S LR0111 LR0112 47/66 ...
Page 48
... STE2004S Figure 62. Host Processor Interconnection with 3-line Serial Interface STE2004S Figure 63. Host Processor Interconnection with 8080-series Parallel Interface STE2004S 48/66 VSS TEST_MODE µP VSSAUX SCLK-SCL SDOUT SDIN-SDAIN SDAOUT VSSAUX R D/C CS RES VDD2 ANALOG VDD VDD1 DIGITAL VDD ...
Page 49
... SDOUT SDIN-SDAIN SDAOUT VSSAUX R D/C CS RES VDD2 ANALOG VDD VDD1 DIGITAL VDD ICON VDD1 / VSSAUX SEL1 VDD1 SEL2 VSSAUX SEL3 VDD1 EXT_SET VDD1 / VSSAUX M/S VDD1 SA0 VDD1 / VSSAUX SA1 VDD1 / VSSAUX VSSAUX TEST VREF VSENSE_SLAVE OSC_IN FR_IN VDD1_AUX STE2004S LR0115 49/66 ...
Page 50
... STE2004S Figure 65. Application Schematic using the Internal LCD Voltage Generator and two separate supplies V DD2 1µ 1µF Figure 66. Application Schematic using the Internal LCD Voltage Generator and a single supply V DD 1µ 1µF 50/66 I/O VDD2 V VDD1 DD1 1µF VSS VLCDSENSE VLCD ...
Page 51
... Figure 67. Power-ON timing diagram VDD2 VDD1 RES CS SCLK SDIN D HOST DRIVER SCL- SDAIN SDOUT - SDA OUT OSCIN, FR_IN (HOST) OSC OUT, FR_OUT (DRIVER vdd Tw(res) logic(res) Hi-Z Hi-Z POWER ON RESET BOOSTER INTERNAL Acceptance OFF RESET Time STE2004S LR0208 51/66 ...
Page 52
... STE2004S Figure 68. Power-OFF timing diagram VDD2 VDD1 RES CLK-SCL SDIN-SDAIN D R HOST DRIVER SDOUT SDA-OUT OSCIN (HOST) OSC OUT FR_OUT (DRIVER) FR_IN 52/66 T VDD Hi-Z Hi-Z RESET TABLE LOADED LR0207 ...
Page 53
... Vop[6:0] - PRS[1;0]) SET Bias Raio for Normal Display Operation (BS[2:0]) SET Temperature Compensation for Normal Display Operation (T[2:0] or TC[1:0]) SET Multiplexing Rate M[1:0) SET Charge Pump for Normal Display Operation (CP[1:0]) Switch "ON" Booster and Display Control Logic (PD=0) END OF NORMAL DISPLAY MODE CONFIG. STE2004S LR0218 53/66 ...
Page 54
... STE2004S Figure 70. DATA RAM to display Mapping DISPLAY DATA RAM bank 0 bank 1 bank 2 bank 3 bank 7 bank 8 Table 25. Test Pin Configuration Test Pin TEST_VREF TEST_MODE 54/66 LCD ICOR ROW D00IN1155 Pin Configuration OPEN GND GLASS TOP VIEW DISPLAY DATA RAM = "1" DISPLAY DATA RAM = "0" ...
Page 55
... Power down Mode with internal or External VLCD. Note 4 V =2.8V; V =10V;no DD LCD display load sclk T = 25°C; note 3. amb IOH=-500µA IOL=+500µA STE2004S Value Unit - + 0.5 V DD1 - ...
Page 56
... STE2004S DC OPERATION (continued 1 1.75 to 4.5 V; Vss1,2 = 0V; VLCD = 4 Tamb =-40 to 85°C; unless otherwise specified) DD1 DD2 Symbol Parameter Logic Inputs V Logic LOW voltage level IL V Logic HIGH Voltage Level IH I Input Current in Logic Inputs/Outputs V Logic LOW voltage level IL V Logic HIGH Voltage Level ...
Page 57
... I/O (DRIVER) INTERFACE OUTPUT OSCIN FR_IN (HOST) OSC OUT FR_OUT (DRIVER) Test Condition V = 2.8V; DD Tamb = -20 to +70 °C fosc or fext = 72 kHz; note 1 Tw(res) Tlogic(res) Hi-Z Hi-Z RESET TABLE LOADED STE2004S Min. Typ. Max. Unit kHz 20 100 kHz 75 Hz µs 5 µs 1 µs 5 µs 0 LR0209 57/66 ...
Page 58
... STE2004S AC OPERATION(continued) (VDD1 = 1.7 to 3.6 V; VDD2 = 1.75 to 4.5 V; Vss1,2 = 0V; VLCD = 4 Tamb =-40 to 85°C; unless otherwise specified) Symbol Parameter BUS INTERFACE (See note SCL Clock Frequency SCL T Set-up time (repeated) START SU;STA Condition T Hold Time (repeated) START HD;STA Condition T Low Period of SCLH Clock ...
Page 59
... SU( CLR CLW t SU1 t SU2 Min. Typ. Max. 125 H(A) t CYC EWLR EWLW (A) t CYC CHR CHW STE2004S Unit 59/66 ...
Page 60
... STE2004S AC OPERATION (VDD1 = 1.7 to 3.6 V; VDD2 = 1.75 to 4.5 V; Vss1,2 = 0V; VLCD = 4 Tamb =-40 to 85°C; unless otherwise specified) Symbol Parameter SERIAL INTERFACE F Clock Frequency SCLK T Clock Cycle SCLK CYC T SCLK pulse width HIGH PWH1 T SCLK Pulse width LOW PWL1 T CS setup time hold time ...
Page 61
... C44 -532.8 C45 -532.8 C46 -532.8 C47 -532.8 C48 -532.8 C49 -532.8 C50 -532.8 C51 -532.8 C52 -532.8 C53 -532.8 C54 -532.8 C55 STE2004S PAD X (µm) Y(µm) 32 -1237.5 -532.8 33 -1192.5 -532.8 34 -1147.5 -532.8 35 -1102.5 -532.8 36 -1057.5 -532.8 37 -1012.5 -532.8 38 -967.5 -532 ...
Page 62
... STE2004S Table 28. Pad Coordinates (continued) NAME PAD X (µm) C56 63 337.5 C57 64 382.5 C58 65 427.5 C59 66 472.5 C60 67 517.5 C61 68 562.5 C62 69 607.5 C63 70 652.5 C64 71 697.5 C65 72 742.5 C66 73 787.5 C67 74 832.5 C68 75 877.5 C69 76 922.5 C70 77 967.5 C71 78 1012.5 C72 79 1057 ...
Page 63
... RW-RD 532.8 E-WR 532.8 VSSAUX 532.8 SDA_OUT 532.8 SDIN_SDAIN 532.8 SDOUT 532.8 SCLK_SCL 532.8 D7 532.8 D6 532 532.8 532.8 D3 STE2004S PAD X (µm) Y(µm) 156 1327.5 532.8 157 1282.5 532.8 158 1237.5 532.8 159 1192.5 532.8 160 1147.5 532.8 161 1102.5 532.8 162 1057.5 532 ...
Page 64
... STE2004S Table 28. Pad Coordinates (continued) NAME PAD X (µm) D2 187 -607.5 D1 188 -652.5 D0 189 -697.5 VSSAUX 190 -742.5 TEST_MODE 191 -1102.5 VSS 192 -1147.5 VSS 193 -1192.5 VSS 194 -1237.5 VSS 195 -1282.5 VSS 196 -1327.5 VSS 197 -1372.5 VSS 198 -1417.5 ...
Page 65
... Table 30. Bumps Bumps Size Pad Size Pad Pitch 35 µm Spacing between Bumps Table 31. Die Mechanical Dimensions Die Size ( Wafers Thickness 1 First Issue Bump Dimensions Number 28µmX97µmX17.5µm 35µm X 104µm 5.815mm x 1.333mm 500µm Description of Changes STE2004S 45µm 17µm 65/66 ...
Page 66
... STE2004S Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...