CDK1308 Cadeka Microcircuits LLC., CDK1308 Datasheet
CDK1308
Available stocks
Related parts for CDK1308
CDK1308 Summary of contents
Page 1
... The CDK1308 has a highly linear THA optimized for frequencies up to Nyquist. The differential clock interface is optimized for low jitter clock sources and supports LVDS, LVPECL, sine wave, and CMOS clock inputs. ...
Page 2
... Data Sheet Pin Configuration QFN-40 DVDD 1 CM_EXT 2 AVDD 3 AVDD 4 CDK1308 QFN- AVDD 7 DVDDCLK 8 CLKP 9 CLKN 10 Pin Assignments Pin No. Pin Name Description 0 Ground connection for all power domains. Exposed pad VSS 1, 11, 16 DVDD Digital and I/O-ring pre driver supply voltage, 1.8V ...
Page 3
Data Sheet Pin Assignments (Continued) Pin No. Pin Name Description 23 D_1 Output Data 24 ORNG Out of Range flag. High when input signal is out of range 27 CLK_EXT Output clock signal for data synchronization. CMOS levels 28 D_2 ...
Page 4
Data Sheet Absolute Maximum Ratings The safety of the device is not guaranteed when it is operated above the “Absolute Maximum Ratings”. The device should not be operated at these “absolute” limits. Adhere to the “Recommended Operating Conditions” for proper ...
Page 5
Data Sheet Electrical Characteristics (AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 20/40/65/80MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, unless otherwise noted) Symbol Parameter DC Accuracy No Missing Codes Offset Error Gain Error ...
Page 6
... Data Sheet Electrical Characteristics - CDK1308A (AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 20MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, unless otherwise noted) Symbol Parameter Performance SNR Signal to Noise Ratio SINAD Signal to Noise and Distortion Ratio SFDR Spurious Free Dynamic Range HD2 Second order Harmonic Distortion ...
Page 7
... Data Sheet Electrical Characteristics - CDK1308B (AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 40MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, unless otherwise noted) Symbol Parameter Performance SNR Signal to Noise Ratio SINAD Signal to Noise and Distortion Ratio SFDR Spurious Free Dynamic Range HD2 Second order Harmonic Distortion ...
Page 8
... Data Sheet Electrical Characteristics - CDK1308C (AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 65MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, unless otherwise noted) Symbol Parameter Performance SNR Signal to Noise Ratio SINAD Signal to Noise and Distortion Ratio SFDR Spurious Free Dynamic Range HD2 Second order Harmonic Distortion ...
Page 9
... Data Sheet Electrical Characteristics - CDK1308D (AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 80MSPS clock, 50% clock duty cycle, -1dBFS 8MHz input signal, unless otherwise noted) Symbol Parameter Performance SNR Signal to Noise Ratio SINAD Signal to Noise and Distortion Ratio SFDR Spurious Free Dynamic Range HD2 Second order Harmonic Distortion ...
Page 10
Data Sheet Digital and Timing Electrical Characteristics (AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 20/40/65/80MSPS clock, 50% clock duty cycle, -1 dBFS input signal, 5pF capacitive load, unless otherwise noted) Symbol Parameter Clock Inputs Duty ...
Page 11
... Data Sheet CLK_EXT Recommended Usage Analog Input The analog inputs to the CDK1308 is a switched capacitor track-and-hold amplifier optimized for differential opera- tion. Operation at common mode voltages at mid supply is recommended even if performance will be good for the ranges specified. The CM_EXT pin provides a voltage suit- able as common mode voltage reference ...
Page 12
... Figure 6. Alternative Input Network Clock Input And Jitter Considerations Typically high-speed ADCs use both clock edges to gener- ate internal timing signals. In the CDK1308 only the rising edge of the clock is used. Hence, input clock duty cycles between 20% and 80% is acceptable. The input clock can be supplied in a variety of formats. ...
Page 13
... The digital outputs can be set in tristate mode by setting the OE_N signal high. The CDK1308 employs digital offset correction. This means that the output code will be 4096 with shorted inputs. However, small mismatches in parasitics at the input can cause this to alter slightly. The offset correction also results in possible loss of codes at the edges of the full scale range ...
Page 14
... CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties. Copyright ©2009 by CADEKA Microcircuits LLC. All rights reserved. tributes to the Power Down Dissipation. The startup time ...