MTV038 ETC-unknow, MTV038 Datasheet - Page 7

• Manufacturer Part Number: MTV038
• Description: On-screen Display Controller For Crt/lcd Monitor
• Manufacturer: ETC-unknow

acters and the remaining dots for blank region. The horizontal delay starting from HFLB leading edge is calcu-
lated with the following equation,
3.5 Phase lock loop (PLL)
On-chip PLL generates system clock timing (VCLK) by tracking the input HFLB and horizontal resolution reg-
ister (HORR). The frequency of VCLK is determined by the following equation:
The VCLK frequency ranges from 6MHz to 150MHz selected by (VCO1, VCO0). In addition, when HFLB input
is not present to MTV038, the PLL will generate a specific system clock, approximately 2.5MHz, by a built-in
oscillator to ensure data integrity.
3.6 Display & Row control registers
The internal RAM contains display and row control registers. The display registers have 450 locations which
are allocated between (row 0, column 0) to (row 14, column 29), as shown in Figure 4 and Figure 5. Each dis-
play register has its corresponding character address on ADDRESS byte, its corresponding background color,
button box format, 1 blink bit and its corresponding color bits on ATTRIBUTE bytes. The row control register is
allocated at column 30 for row 0 to row 14 of attribute bytes, it is used to select background color or button box
and set character size to each respective row. If double width character is chosen, only even column charac-
ters could be displayed on screen and the odd column characters will be hidden.
Revision 1.1
For CRT:
For LCD:
ROW #
13
14
VCLK Freq = HFLB Freq * HORR * 12
0
1
Horizontal delay time = ( HORD * 6 + 49) * P - phase error detection pulse width
Horizontal delay time = ( HORD * 6 + 49) * P
0 1
MYSON
TECHNOLOGY
FIGURE 4. Address Bytes of Display Registers Memory Map
Where P = One pixel display time = One horizontal line display time / (HORR*12)
Where P = 1 XIN pixel display time
CHARACTER ADDRESS BYTES
of DISPLAY REGISTERS
COLUMN #
-7-
28 29
(Revision 1.1)
ATTRIBUTE
CRTL REG
ROW
30
MTV038
31
R
R
D
E
S
E
V
E
2001/8/21