CY7B992 Cypress Semiconductor Corporation., CY7B992 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
CY7B992
Manufacturer Part Number
CY7B992
Description
Programmable Skew Clock Buffer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1.CY7B992.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7B992-2JC
Manufacturer:
CY
Quantity:
6 176
Company:
Part Number:
CY7B992-5JC
Manufacturer:
CYPRESS
Quantity:
831
Part Number:
CY7B992-5JC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7B992-5JI
Manufacturer:
CY
Quantity:
1 922
Company:
Part Number:
CY7B992-5JXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7B992-7JC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7B992-7JI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7B992-7JI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7B992-7LMB
Manufacturer:
SUMIDA
Quantity:
60 000
Part Number:
CY7B9920-5SC
Manufacturer:
CYP
Quantity:
20 000
Part Number:
CY7B9920-5SI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Block Diagram Description
Phase Frequency Detector and Filter
The Phase Frequency Detector and Filter blocks accept inputs
from the reference frequency (REF) input and the feedback (FB)
input and generate correction information to control the
frequency of the Voltage Controlled Oscillator (VCO). These
blocks, along with the VCO, form a Phase Locked Loop (PLL)
that tracks the incoming REF signal.
VCO and Time Unit Generator
The VCO accepts analog control inputs from the PLL filter block.
It generates a frequency used by the time unit generator to
create discrete time units that are selected in the skew select
matrix. The operational range of the VCO is determined by the
FS control pin. The time unit (t
frequency of the device and the level of the FS pin as shown in
Table
Table 1. Frequency Range Select and t
Document Number: 38-07138 Rev. *B
Notes
FS
LOW
MID
HIGH
1. For all tri-state inputs, HIGH indicates a connection to VCC, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry
2. The level is set on FS is determined by the “normal” operating frequency (fNOM) of the VCO and Time Unit Generator (see
3. When the FS pin is selected HIGH, the REF input must not transition upon power up until VCC has reached 4.3V.
[2, 3]
holds an unconnected input to VCC/2.
(fNOM) always appears at 1Q0 and the other outputs when they are operated in their undivided modes (see
inputs are fNOM when the output connected to FB is undivided. The frequency of the REF and FB inputs are fNOM/2 or fNOM/4 when the part is configured for a
frequency multiplication by using a divided output as the FB input.
1.
f
Min
NOM
15
25
40
(MHz)
Max
30
50
80
t
U
where N =
=
----------------------- -
f
44
26
16
NOM
U
) is determined by the operating
1
×
N
Frequency (MHz) At
Which t
U
Approximate
Calculation
22.7
38.5
62.5
U
= 1.0 ns
[1]
Skew Select Matrix
The skew select matrix contains four independent sections. Each
section has two low skew, high fanout drivers (xQ0, xQ1), and
two corresponding three level function select (xF0, xF1) inputs.
Table 2
as determined by the function select inputs. All times are
measured with respect to the REF input assuming that the output
connected to the FB input has 0t
Table 2. Programmable Skew Configurations
LOW
LOW
LOW
MID
MID
MID
HIGH
HIGH
HIGH
1F1, 2F1,
3F1, 4F1
Function Selects
shows the nine possible output functions for each section
1F0, 2F0,
LOW
MID
HIGH
LOW
MID
HIGH
LOW
MID
HIGH
3F0, 4F0
Table
1Q0, 1Q1,
2Q0, 2Q1
2). The frequency appearing at the REF and FB
–4t
–3t
–2t
–1t
+1t
+2t
+3t
+4t
0t
U
Logic Block
U
U
U
U
U
U
U
U
U
Output Functions
selected.
Divide by 2 Divide by 2
Divide by 4
3Q0, 3Q1
Diagram). Nominal frequency
–6t
–4t
–2t
+2t
+4t
+6t
0t
U
U
U
U
U
U
U
CY7B991
CY7B992
[1]
4Q0, 4Q1
Page 3 of 19
Inverted
–6t
–4t
–2t
+2t
+4t
+6t
0t
U
U
U
U
U
U
U
[+] Feedback