M25PX64-VMF6TF Numonyx, M25PX64-VMF6TF Datasheet - Page 11

• Manufacturer Part Number: M25PX64-VMF6TF
• Description: 64-mbit, Dual I/o, 4-kbyte Subsector Erase, Serial Flash Memory With 75 Mhz Spi Bus Interface
• Manufacturer: Numonyx

M25PX64
3
SPI modes
These devices can be driven by a microcontroller with its SPI peripheral running in either of
the two following modes:
For these two modes, input data is latched in on the rising edge of Serial Clock (C), and
output data is available from the falling edge of Serial Clock (C).
The difference between the two modes, as shown in
bus master is in standby mode and not transferring data:
Figure 4.
1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.
Figure 4
device is selected at a time, so only one device drives the serial data output (DQ1) line at a
time, the other devices are high impedance. Resistors R (represented in
that the M25PX64 is not selected if the bus master leaves the S line in the high impedance
state. As the bus master may enter a state where all inputs/outputs are in high impedance at
the same time (for example, when the bus master is reset), the clock line (C) must be
connected to an external pull-down resistor so that, when all inputs/outputs become high
impedance, the S line is pulled High while the C line is pulled Low (thus ensuring that S and
C do not become High at the same time, and so, that the t
typical value of R is 100 kΩ, assuming that the time constant R*C
capacitance of the bus line) is shorter than the time during which the bus master leaves the
SPI bus in high impedance.
CS3
SPI interface with
(CPOL, CPHA) =
SPI Bus Master
(0, 0) or (1, 1)
CPOL=0, CPHA=0
CPOL=1, CPHA=1
C remains at 0 for (CPOL=0, CPHA=0)
C remains at 1 for (CPOL=1, CPHA=1)
CS2 CS1
shows an example of three devices connected to an MCU, on an SPI bus. Only one
Bus master and memory devices on the SPI bus
SDO
SDI
SCK
R
R
C
S
SPI memory
DQ1DQ0
device
W
V
CC
HOLD
V
R
SS
C
S
Figure
DQ1 DQ0
SPI memory
device
SHCH
W
5, is the clock polarity when the
V
HOLD
CC
requirement is met). The
p
R
V
SS
(C
p
= parasitic
C
Figure
S
DQ1DQ0
SPI memory
device
4) ensure
SPI modes
W
V
CC
HOLD
AI13725b
V
11/66
V
V
SS
CC
SS