MB86605 Fujitsu Microelectronics, Inc., MB86605 Datasheet - Page 10

• Manufacturer Part Number: MB86605
• Description: CMOS-wide Scsi-ii Protocol Controller With Pci Interface
• Manufacturer: Fujitsu Microelectronics, Inc.

10
MB86605
(Continued)
3. 16-Bit Bus Mode – DMA Interface
138, 139, 141 to 144, 1, 3
4, 5, 7, 9 to 11, 13, 14
51, 52, 55 to 57
Pin no.
Pin no.
130
129
136
135
133
46
44
42
15
A4 to A0
RD (R/W)
WR (LDS)
BHE (UDS)
DREQ
DACK
DMD15 to 8
UDMDP
DMD7 to 0
LDMDP
IORD
(DMR/W)
IOWR
(DMLDS)
Pin name
Pin name
I/O
I/O
I/O Upper byte and parity of DMA data bus
I/O Lower byte and parity of DMA data bus
IU These are used to input addresses for selecting the Internal
O This is used to output DMA transfer request signals to the DMAC.
I
I
I
I
I
I
registers.
In 80-series mode: This is used to input the read strobe signal for
In 68-series mode: This is used to input the R/W control signal for
In 80-series mode: This is used to input the write strobe signal for
In 68-series mode: This is used to input the LDS signal output by
In 80-series mode: This is used to input the BHE signal output by
In 68-series mode: This is used to input the UDS signal output by
DMA data transfer between the SPC and memory is requested.
This is used to input DMA-enabling signals from the DMAC.
When the DMA enabling signal is active, DMA reading and writing
are executed.
When CS1 input valid: The MPU data bus is directly connected.
When 80-series mode: The 2nd data is input/output.
When 68-series mode: The 1st data is input/output.
When CS1 input valid: The MPU data bus is directly connected.
When 80-series mode: The 1st data is input/output.
When 68-series mode: The 2nd data is input/output.
In 80-series mode: This is used to input the IORD or RD signal for
In 68-series mode: This is used to input the R/W control signal for
In 80-series mode: This is used to input the IOWR or WR signal
In 68-series mode: This is used to input the LDS signal output by
reading data from the SPC to the MPU.
reading and writing data from the MPU to the
SPC.
writing data from the MPU to the SPC.
the MPU when the lower byte of the data bus
is valid.
the MPU when the upper byte of the data bus
is valid.
the MPU when the upper byte of the data bus
is valid.
outputting data from the SPC to the DMA bus.
outputting and inputting data from the DMAC
to the SPC.
for inputting data from the DMA bus to the
SPC.
the DMAC when the lower byte of the DMA
data bus is valid.
Function
Function
(Continued)