CMOS DRAM Samsung Electronics, CMOS DRAM Datasheet - Page 5
CMOS DRAM
Manufacturer Part Number
CMOS DRAM
Description
EDO Mode, x4 and x8 Device Timing Diagram
Manufacturer
Samsung Electronics
Datasheet
1.CMOS_DRAM.pdf
(12 pages)
EDO Mode, x4 and x8 Device Timing Diagram
HYPER PAGE READ CYCLE
DQ0 ~ DQ3(7)
CAS
RAS
OE
W
A
V
V
V
V
V
V
V
V
V
V
V
V
OH
OL
IH
IL
IH
IL
IH
IL
IH
IL
IH
IL
-
-
-
-
-
-
-
-
-
-
-
-
t
t
CRP
ASR
ADDR
ROW
t
RAH
t
RAD
t
RCD
t
t
t
ASC
RCS
CSH
t
RAC
ADDRESS
COLUMN
t
AA
t
t
CAH
CAS
t
CAC
t
HPC
t
t
OLZ
CLZ
t
ASC
DATA-OUT
t
t
ADDRESS
CP
COLUMN
OEA
VALID
DATA-OUT
t
t
CPA
VALID
t
DOH
AA
t
t
t
CAH
CAS
CAC
t
HPC
t
¡ó
RASP
t
OEZ
t
t
ASC
t
OEP
OEA
t
t
OCH
CP
COLUMN
ADDR
t
t
CAH
t
CPA
t
CAS
AA
t
t
CAC
HPC
t
ASC
t
CP
DATA-OUT
t
ADDRESS
COLUMN
OEZ
VALID
t
t
CHO
OEP
t
RHCP
t
t
CAH
t
t
CAS
CPA
RAL
t
AA
t
t
OEA
CAC
t
RCH
DATA-OUT
CMOS DRAM
VALID
t
t
REZ
RP
Don t care
Undefined
t
RRH
t
OEZ