AD9834 Analog Devices, AD9834 Datasheet - Page 3

no-image

AD9834

Manufacturer Part Number
AD9834
Description
+2.5V to +5.5V, 50MHz, Low Power (25mW) Complete DDS With on Board Comparator in 20-pin Tssop Package
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9834BRU
Manufacturer:
MOT
Quantity:
70
Part Number:
AD9834BRU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9834BRUZ
Manufacturer:
AD
Quantity:
75
Part Number:
AD9834BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9834BRUZ
Quantity:
2
Part Number:
AD9834BRUZ-REEL
Manufacturer:
AD
Quantity:
1 045
Part Number:
AD9834BRUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9834CRUZ
Manufacturer:
ADI
Quantity:
860
TIMING CHARACTERISTICS
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
1
*See Pin Description Section.
1
2
3
4
5
6
7
8
9
10
11
11A
Guaranteed by design, not production tested.
REV PrL
*
Limit at T
20
8
8
25
10
10
5
10
t
5
3
8
8
4
- 5
Figure 2. Master Clock
FSYNC
SDATA
SCLK
MCLK
MIN
100nF
PRELIMINARY TECHNICAL DATA
t
2
to T
t
1
t
3
Figure 1. Test Circuit With which Specifications are tested.
MAX
REGULATOR
1
t
7
(V
D15
CAP/2.5V
DD
= +2.3 V to +5.5 V; AGND = DGND = 0 V, unless otherwise noted)
Units
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns min
ns min
ns min
ns min
D14
t
REFERENCE
12
6
ON-BOARD
t
5
ROM
Figure 4. Serial Timing
10nF
REFOUT
SIN
Test Conditions/Comments
MCLK Period
MCLK High Duration
MCLK Low Duration
SCLK Period
SCLK High Duration
SCLK Low Duration
FSYNC to SCLK Falling Edge Setup Time
FSYNC to SCLK Hold Time
Data Setup Time
Data Hold Time
FSELECT, PSELECT Setup Time Before MCLK Rising Edge
FSELECT, PSELECT Setup Time After MCLK Rising Edge
FSELECT,
PSELECT
t
4
MCLK
FULL-SCALE
–3–
D2
CONTROL
10-BIT DAC
AD9834
VALID DATA
FS
ADJUST
t
9
R
6.8 K
D1
SET
t
10
COMP
IOUT
Figure 3. Control Timing
D0
t
11
t
AVDD
8
VALID DATA
200R
10nF
20pF
t
11A
VALID DATA
D15
D14
AD9834

Related parts for AD9834