MAX109 Maxim Integrated Products, MAX109 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX109
Manufacturer Part Number
MAX109
Description
2.2Gsps ADC
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX109.pdf
(29 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX1090ACEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1090AEEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX1090BCEI
Manufacturer:
TEXAS
Quantity:
1 678
Part Number:
MAX1090BCEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1090BEEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX1090BEEI+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Company:
Part Number:
MAX1090BEEI+
Manufacturer:
Maxim
Quantity:
77
Part Number:
MAX1091ACEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
www.DataSheet4U.com
8-Bit, 2.2Gsps ADC with Track/Hold Amplifier
and 1:4 Demultiplexed LVDS Outputs
14
______________________________________________________________________________________
PIN
W5
W6
W8
D9
C9
H2
H1
N2
N1
D8
C8
D6
C6
H4
H3
N4
N3
Y5
V5
B5
A5
B8
A8
B6
A6
F2
F1
R2
R1
Y6
Y8
F4
F3
R4
RSTOUTN
RSTOUTP
RSTINN
RSTINP
NAME
QDR
DDR
PRN
D7N
D6N
D5N
D4N
D3N
D2N
D1N
D0N
C7N
C6N
C5N
C4N
C3N
D7P
D6P
D5P
D4P
D3P
D2P
D1P
D0P
C7P
C6P
C5P
C4P
C3P
C2P
Quad Data Rate Input (CMOS). Connect to GNDD for the default data rate to be applied.
Connect to V
Double Data Rate Input (CMOS). Connect to GNDD for the standard data rate to be applied.
Connect to V
Pseudorandom Number Generator Enable Input (CMOS). When enabled, pseudorandom
patterns appear on all four LVDS output ports (PortA, PortB, PortC, and PortD).
True/Positive Reset Input
Complementary/Negative Reset Input
True/Positive LVDS Reset Output
Complementary LVDS Reset Output
True/Positive Output Bit D7P, PortD, Bit 7
Complementary/Negative Output Bit D7N, PortD, Bit 7
True/Positive Output Bit D6P, PortD, Bit 6
Complementary/Negative Output Bit D6N, PortD, Bit 6
True/Positive Output Bit D5P, PortD, Bit 5
Complementary/Negative Output Bit D5N, PortD, Bit 5
True/Positive Output Bit D4P, PortD, Bit 4
Complementary/Negative Output Bit D4N, PortD, Bit 4
True/Positive Output Bit D3P, PortD, Bit 3
Complementary/Negative Output Bit D3N, PortD, Bit 3
True/Positive Output Bit D2P, PortD, Bit 2
Complementary/Negative Output Bit D2N, PortD, Bit 2
True/Positive Output Bit D1P, PortD, Bit 1
Complementary/Negative Output Bit D1N, PortD, Bit 1
True/Positive Output Bit D0P, PortD, Bit 0
Complementary/Negative Output Bit, D0N, PortD, Bit 0
True/Positive Output Bit C7P, PortC, Bit 7
Complementary/Negative Output Bit C7N, PortC, Bit 7
True/Positive Output Bit C6P, PortC, Bit 6
Complementary/Negative Output Bit C6N, PortC, Bit 6
True/Positive Output Bit C5P, PortC, Bit 5
Complementary/Negative Output Bit C5N, PortC, Bit 5
True/Positive Output Bit C4P, PortC, Bit 4
Complementary/Negative Output Bit C4N, PortC, Bit 4
True/Positive Output Bit C3P, PortC, Bit 3
Complementary/Negative Output Bit C3N, PortC, Bit 3
True/Positive Output Bit C2P, PortC, Bit 2
CC
CC
D to achieve four times the specified data rate.
D to achieve two times the specified data rate.
FUNCTION
Pin Description (continued)