MAX11043 Maxim Integrated Products, MAX11043 Datasheet - Page 7

• Manufacturer Part Number: MAX11043
• Description: Simultaneous Sampling ADCs
• Manufacturer: Maxim Integrated Products

www.DataSheet4U.com
ELECTRICAL CHARACTERISTICS (continued)
((V
V
C
OSCIN), clock divider set to 4, SHDN = DACSTEP = UP/DWN = DGND, CONVRUN = DVDD, all analog inputs driven directly through
a series 150Ω/330pF anti-alias filter, PGA gain = 1. Default filters and gain settings. T
Typical values are at T
Note 1: Devices 100% production tested at T
Note 2: Full scale in analog EQ mode decreases with increasing frequency at a rate of 20dB/decade from 5kHz. If digital EQ is also
Note 3: SFDR in the EQ mode is normalized to the input by subtracting the analog EQ gain at each frequency (20dB/decade) from
Note 4: The absolute input voltage range is 0 to AVDD. For optimal performance, use a common-mode voltage of AVDD/2.
Note 5: Switched capacitor input impedance is proportional to 1/fC. Where f is the sampling frequency and C is the input capacitance.
(V
T
SPI INTERFACE
SCLK Clock Period
SCLK Pulse-Width High
SCLK Pulse-Width Low
SCLK Rise to DOUT Transition
CS Fall to SCLK Rise Setup Time
SCLK Rise to CS Rise Setup Time
DIN to SCLK Rise Setup Time
DIN to SCLK Rise Hold Time
CS Pulse-Width High
CS Rise to DOUT Disable
CS Fall to DOUT Enable
EOC Fall to CS Fall
REFA
REFBP
A
AVDD
AVDD
= +25°C, unless otherwise noted.)
-1
-2
-3
-4
-5
5
4
3
2
1
0
4-Channel, 16-Bit, Simultaneous-Sampling ADCs
= V
0
= C
= +3.3V, V
= +3.0V to +3.6V, V
used, full scale decreases with increasing frequency at 40dB/decade from 5kHz.
the FFT results.
REFB
PARAMETER
with PGA, Filter, and 8-/12-Bit Dual-Stage DAC
REFA
16384
= V
INL vs. CODE
= C
REFC
CODE (LSB)
DVDD
_______________________________________________________________________________________
32768
REFB
A
= +25°C.)
= V
= +3.0V, f
= C
DVDD
REFD
49152
LP MODE
GAIN = 1
REFC
= +2.5V (external reference), V
= +3.0V, C
SCLK
SYMBOL
= C
65536
t
CSPWH
t
t
t
t
t
t
t
DOD
t
t
DOT
CSH
t
t
DOE
RDS
CSS
CH
DH
CP
CL
DS
REFD
= f
DVREG
EXCLK
-100
-120
A
-20
-40
-60
-80
= C
= +125°C. Guaranteed by design and characterization to T
0
C
C
C
0
LOAD
LOAD
LOAD
REFDAC
= 19.2MHz, V
= 10µF, V
20
40
= 20pF
= 20pF
= 20pF
60
= 1µF, f
FREQUENCY (kHz)
400ksps FFT
AGND
80
LP MODE
CONDITIONS
100
REFDAC
REFBP
SCLK
= V
120
Typical Operating Characteristics
DGND
140
, V
= V
= 38.4MHz, f
f
GAIN = 1
IN
160
REF_
= 50kHz
REFDACH
= 0, common-mode input voltage = AVDD/2, V
180
= +2.5V, common-mode input voltage = AVDD/2,
200
A
= T
= +1.25V (external reference), V
EXCLK
MIN
-100
-120
-140
to T
-20
-40
-60
-80
0
= 38.4MHz (external clock applied to
MAX
0
MIN
25
10
10
10
10
10
10
1
5
0
1
, unless otherwise noted (Note 1).
50
100
TYP
A
FREQUENCY (kHz)
800ksps FFT
150
= -40°C.
LP MODE
200
MAX
250
15
20
REFDACL
300
f
GAIN = 1
IN
= 50kHz
350
UNITS
REFBP
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
400
= 0,
7
=