MAX1359B Maxim Integrated Products, MAX1359B Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX1359B
Manufacturer Part Number
MAX1359B
Description
Data-Acquisition System
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX1359B.pdf
(67 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MAX1359BETL+
Manufacturer:
Maxim Integrated Products
Quantity:
135
DataSheet.in
UPIO4_CTRL register. This register configures the
UPIO4 pin functionality.
UP4MD<3:0>: UPIO4-mode selection bits. These bits
configure the mode for the UPIO4 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP4: Pullup UPIO4 control bit. Set PUP4 = 1 to enable
a weak pullup resistor on the UPIO4 pin and set PUP4 =
0 to disable it. The pullup resistor is connected to either
DV
pullup is enabled only when UPIO4 is configured as an
input. Open-drain behavior can be simulated at UPIO4
by setting the mode to GPO with LL4 = 0 and by chang-
ing the mode to GPI with PUP4 = 0, allowing external
high pullup. The power-on default is 1.
SV4: Supply-voltage UPIO4 selection bit. Set SV4 = 0
to select DV
and set SV4 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO4 pin. The power-on default is 0.
16-Bit, Data-Acquisition System with ADC, DAC,
UPIOs, RTC, Voltage Monitors, and Temp Sensor
UPIO4_CTRL Register (Power-On State: 0000 1000)
UPIO3_CTRL Register (Power-On State: 0000 1000)
UPIO3_CTRL register. This register configures the
UPIO3 pin functionality.
UP3MD<3:0>: UPIO3-mode selection bits. These bits
configure the mode for the UPIO3 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP3: Pullup UPIO3 control bit. Set PUP3 = 1 to
enable a weak pullup resistor on the UPIO3 pin and set
PUP3 = 0 to disable it. The pullup resistor is connected
to either DV
bit. The pullup is enabled only when UPIO3 is config-
ured as an input. Open-drain behavior can be simulated
at UPIO3 by setting the mode to GPO with LL3 = 0 and
by changing the mode to GPI with PUP3 = 0, allowing
external high pullup. The power-on default is 1.
SV3: Supply-voltage UPIO3 selection bit. Set SV3 = 0
to select DV
and set SV3 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO3 pin. The power-on default is 0.
48
DD
UP4MD3
UP3MD3
______________________________________________________________________________________
MSB
MSB
or CPOUT as programmed by the SV4 bit. The
DD
DD
DD
as the supply voltage for the UPIO4 pin
as the supply voltage for the UPIO3 pin
or CPOUT as programmed by the SV3
UP4MD2
UP3MD2
UP4MD1
UP3MD1
UP4MD0
UP3MD0
ALH4: Active logic-level assertion high UPIO4 bit. Set
ALH4 = 0 to define the input or output assertion level
for UPIO4 as low except when in GPI and GPO modes.
Set ALH4 = 1 to define the input or output assertion
level as high. For example, asserting ALH4 defines the
UPIO4 output signal as ALARM, while deasserting
ALH4 defines it as ALARM. Similarly, asserting ALH4
defines the UPIO4 input signal as WU, while deassert-
ing ALH4 defines it as WU. The power-on default is 0.
LL4: Logic-level UPIO4 bit. When UPIO4 is configured
as GPO, LL4 = 0 sets the output to a logic-low and LL4
= 1 sets the output to a logic-high. A read of LL4
returns the voltage level at the UPIO4 pin at the time of
the read regardless of how it is programmed. The
power-on default is 0.
ALH3: Active logic-level assertion high UPIO3 bit. Set
ALH3 = 0 to define the input or output assertion level
for UPIO3 as low except when in GPI and GPO modes
and set ALH3 = 1 to define the input or output assertion
level as high. For example, asserting ALH3 defines the
UPIO3 output signal as ALARM, while deasserting
ALH3 defines it as ALARM. Similarly, asserting ALH3
defines the UPIO3 input signal as WU, while deassert-
ing ALH3 defines it as WU. The power-on default is 0.
LL3: Logic-level UPIO3 bit. When UPIO3 is configured
as GPO, LL3 = 0 sets the output to a logic-low and LL3
= 1 sets the output to a logic-high. A read of LL3
returns the voltage level at the UPIO3 pin at the time of
the read regardless of how it is programmed. The
power-on default is 0.
PUP4
PUP3
SV4
SV3
ALH4
ALH3
LSB
LSB
LL4
LL3