LPC2101 Philips Semiconductors (Acquired by NXP), LPC2101 Datasheet - Page 17
![no-image](/images/no-image-200.jpg)
LPC2101
Manufacturer Part Number
LPC2101
Description
Manufacturer
Philips Semiconductors (Acquired by NXP)
Datasheet
1.LPC2101.pdf
(32 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2101FBD48
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
LPC2101FBD48,151
Manufacturer:
AD
Quantity:
6 204
Company:
Part Number:
LPC2101FBD48,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
LPC2101_02_03_1
Preliminary data sheet
6.16.1 Features
6.17.1 Crystal oscillator
6.17.2 PLL
6.16 Real-time clock
6.17 System control
The Real-Time Clock (RTC) is designed to provide a set of counters to measure time
when normal or idle operating mode is selected. The RTC has been designed to use little
power, making it suitable for battery powered systems where the CPU is not running
continuously (Idle mode).
On-chip integrated oscillator operates with external crystal in range of 1 MHz to 25 MHz.
The oscillator output frequency is called f
referred to as CCLK for purposes of rate equations, etc. f
unless the PLL is running and connected. Refer to
information.
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input
frequency is multiplied up into the range of 10 MHz to 70 MHz with a Current Controlled
Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the
multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper
frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so
there is an additional divider in the loop to keep the CCO within its frequency range while
the PLL is providing the desired output frequency. The output divider may be set to divide
by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2,
it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and
bypassed following a chip reset and may be enabled by software. The program must
configure and activate the PLL, wait for the PLL to Lock, then connect to the PLL as a
clock source. The PLL settling time is 100 s.
•
•
•
•
•
•
•
•
•
Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
Flag to indicate watchdog reset.
Programmable 32-bit timer with internal pre-scaler.
Selectable time period from (T
T
Measures the passage of time to maintain a calendar and clock.
Ultra-low power design to support battery powered systems.
Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day
of Year.
Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the
external crystal/oscillator input at XTAL1. Programmable Reference Clock Divider
allows fine adjustment of the RTC.
Dedicated power supply pin can be connected to a battery or the main 3.3 V.
PCLK
4.
Rev. 01 — 18 January 2006
PCLK
osc
256
and the ARM processor clock frequency is
Single-chip 16-bit/32-bit microcontrollers
LPC2101/2102/2103
4) to (T
Section 6.17.2 “PLL”
PCLK
osc
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
and CCLK are the same value
2
32
4) in multiples of
for additional
17 of 32