ATA6626 ATMEL Corporation, ATA6626 Datasheet - Page 4

• Manufacturer Part Number: ATA6626
• Description: (ATA6622 - ATA6626) LIN Bus Transceiver
• Manufacturer: ATMEL Corporation

3. Functional Description
3.1
3.2
3.3
3.4
3.5
3.6
4
www.DataSheet4U.com
Physical Layer Compatibility
Supply Pin (VS)
Ground Pin (GND)
Voltage Regulator Output Pin (VCC)
Voltage Regulator Sense Pin (PVCC)
Bus Pin (LIN)
ATA6622/ATA6624/ATA6626
Since the LIN physical layer is independent from higher LIN layers (e.g., the LIN protocol layer),
all nodes with a LIN physical layer according to revision 2.0 can be mixed with LIN physical layer
nodes, which, according to older versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3), are without
any restrictions.
The LIN operating voltage is V
able data transmission if V
switching on VS, the IC starts in Fail-safe Mode, and the voltage regulator is switched on (i.e.,
3.3V/5V/50 mA output capability).
The supply current is typically 10 µA in Sleep Mode and 57 µA in Silent Mode.
The IC is neutral on the LIN pin in the event of GND disconnection. It is able to handle a ground
shift up to 11.5% of VS. The mandatory system ground is pin 5.
The internal 3.3V/5V voltage regulator is capable of driving loads with up to 50 mA. It is able to
supply the microcontroller and other ICs on the PCB and is protected against overloads by
means of current limitation and overtemperature shut-down. Furthermore, the output voltage is
monitored and will cause a reset signal at the NRES output pin if it drops below a defined thresh-
old V
its base connected to the VCC pin and its emitter connected to PVCC.
The PVCC is the sense input pin of the 3.3V/5V voltage regulator. For normal applications (i.e.,
when only using the internal output transistor), this pin is connected to the VCC pin. If an exter-
nal boosting transistor is used, the PVCC pin must be connected to the output of this transistor,
i.e., its emitter terminal.
A low-side driver with internal current limitation and thermal shutdown and an internal pull-up
resistor compliant with the LIN 2.0 specification are implemented. The allowed voltage range is
between –27V and +40V. Reverse currents from the LIN bus to VS are suppressed, even in the
event of GND shifts or battery disconnection. LIN receiver thresholds are compatible with the
LIN protocol specification. The fall time from recessive to dominant bus state and the rise time
from dominant to recessive bus state are slope controlled.
thun
. To boost up the maximum load current, an external NPN transistor may be used, with
S
falls below VS
S
= 5V to 27V. An undervoltage detection is implemented to dis-
th
< 4V in order to avoid false bus messages. After
4986F–AUTO–07/08