ADSP-21065 Analog Devices, ADSP-21065 Datasheet - Page 14

no-image

ADSP-21065

Manufacturer Part Number
ADSP-21065
Description
DSP Microcomputer
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21065L
Manufacturer:
AD
Quantity:
5 530
Part Number:
ADSP-21065L
Manufacturer:
IDT
Quantity:
3 590
Part Number:
ADSP-21065L
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-21065LCCA-240
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21065LCCAZ240
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21065LCS-240
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-21065LCSZ-240
Manufacturer:
AD
Quantity:
310
Part Number:
ADSP-21065LCSZ-240
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21065LKCA
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-21065LKCA-240
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21065LKCA-264
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21065LKCA-264
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-21065LKS-240
Manufacturer:
AD
Quantity:
25
ADSP-21065L
Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the
processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor
will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device con-
nected to the processor (such as memory) is satisfied.
Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read opera-
tion. Timing requirements guarantee that the processor operates correctly with other devices.
(O/D) = Open Drain
(A/D) = Active Drive
Parameter
Clock Input
Timing Requirements:
t
t
t
t
Parameter
Reset
Timing Requirements:
t
t
NOTES
1
2
Parameter
Interrupts
Timing Requirements:
t
t
t
NOTES
1
2
CK
CKL
CKH
CKRF
WRST
SRST
Applies after the power-up sequence is complete. At power-up, the processor’s internal phase-locked loop requires no more than 3000 CLKIN cycles while RESET is
low, assuming stable V
Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required
for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after
reset.
SIR
HIR
IPW
Only required for IRQx recognition in the following cycle.
Applies only if t
SIR
CLKIN Period
CLKIN Width Low
CLKIN Width High
CLKIN Rise/Fall (0.4 V–2.0 V)
RESET Pulsewidth Low
RESET Setup Before CLKIN High
IRQ2-0 Setup Before CLKIN High or Low
IRQ2-0 Hold Before CLKIN High or Low
IRQ2-0 Pulsewidth
and t
DD
HIR
and CLKIN (not including start-up time of external clock oscillator).
requirements are not met.
RESET
CLKIN
2
1
CLKIN
2
1
Min
30.00
7.0
5.0
1
t
CKH
66 MHz
t
WRST
t
CK
Max
100
3.0
t
CKL
t
SRST
Min
33.33
7.0
5.0
Min
2 t
23.5 + 24 DT t
Min
11.0 + 12 DT
2.0 + t
CK
60 MHz
CK
/2
Max
100
3.0
Max
Max
0.0 + 12 DT
CK
Units
ns
ns
ns
ns
Units
ns
ns
Units
ns
ns
ns

Related parts for ADSP-21065