AD8305 Analog Devices, AD8305 Datasheet

no-image

AD8305

Manufacturer Part Number
AD8305
Description
100 Db-range (10nA-1mA) Logarithmic Converter
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD8305ACP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8305ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
GENERAL DESCRIPTION
The AD8305 is an inexpensive microminiature logarithmic
converter optimized for determining optical power in fiber optic
systems. It uses an advanced implementation of a classic trans-
linear (junction based) technique to provide a large dynamic
range in a versatile and easily used form. A single-supply voltage of
between 3 V and 12 V is adequate; dual supplies may optionally
be used. The low quiescent current (typically 5 mA) permits use
in battery-operated applications.
The input current, I
pin is the collector current of an optimally scaled NPN transis-
tor, which converts this current to a voltage (V
logarithmic relationship. A second such converter is used to
handle the reference current (I
input nodes are biased slightly above ground (0.5 V). This is gen-
erally acceptable for photodiode applications where the anode
does not need to be grounded. Similarly, this bias voltage is
easily accounted for in generating I
rithmic front end is available at Pin VLOG.
The basic logarithmic slope at this output is nominally 200 mV/
decade (10 mV/dB). Thus, a 100 dB range corresponds to an
output change of 1 V. When this voltage (or the buffer output)
is applied to an ADC that permits an external reference voltage
to be employed, the AD8305’s voltage reference output of 2.5 V
at Pin VREF can be used to improve the scaling accuracy. Suit-
able ADCs include the AD7810 (serial 10-bit), AD7823 (serial
*Protected by U.S. Patent No. 4,604,532 and 5,519,308; other patents pending.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
FEATURES
Optimized for Fiber Optic Photodiode Interfacing
Measures Current over 5 Decades
Single- or Dual-Supply Operation (3 V to 12 V Total)
Full Log-Ratio Capabilities
Nominal Slope of 10 mV/dB (200 mV/Decade)
Nominal Intercept of 1 nA (Set by External Resistor)
Complete and Temperature Stable
Rapid Response Time for a Given Current Level
Miniature 16-Lead Chip Scale Package
Low Power: ~5 mA Quiescent Current
APPLICATIONS
Optical Power Measurement
Wide Range Baseband Logarithmic Compression
Measurement of Current and Voltage Ratios
Optical Absorbance Measurement
Law Conformance 0.1 dB from 10 nA to 1 mA
Optional Adjustment of Slope and Intercept
(LFCSP 3 mm
PD
, of 10 nA to 1 mA applied to the INPT
3 mm)
REF
REF
) applied to pin IREF. These
. The output of the loga-
BE
) with a precise
8-bit), and AD7813 (parallel, 8-bit or 10-bit). Other values of
the logarithmic slope can be provided using a simple external
resistor network.
The logarithmic intercept (also known as the reference current)
is nominally positioned at 1 nA by the use of the externally
generated current, I
connected between VREF, at 2.5 V, and the reference input
IREF, at 0.5 V. The intercept can be adjusted over a wide range
by varying this resistor. The AD8305 can also operate in a log-
ratio mode, with the numerator current applied to INPT and
the denominator current applied to IREF.
A buffer amplifier is provided for driving a substantial load, for
use in raising the basic slope of 10 mV/dB to higher values, as a
precision comparator (threshold detector), or in implementing
low-pass filters. Its rail-to-rail output stage can swing to within
100 mV of the positive and negative supply rails, and its peak
current sourcing capacity is 25 mA.
It is a fundamental aspect of translinear logarithmic converters
that the small signal bandwidth falls as the current level dimin-
ishes, and the low frequency noise-spectral density increases. At
the 10 nA level, the bandwidth of the AD8305 is about 50 kHz,
and increases in proportion to I
about 15 MHz. Using the buffer amplifier, the increase in noise
level at low currents can be addressed by using it to realize low-
pass filters of up to three poles.
The AD8305 is available in a 16-lead LFCSP package and is
specified for operation from –40∞C to +85∞C.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
200k
100 dB Range (10 nA to 1 mA)
V
BIAS
VRDZ
VREF
VSUM
IREF
I
INPT
PD
FUNCTIONAL BLOCK DIAGRAM
0.5V
0.5V
Logarithmic Converter
REF
© 2003 Analog Devices, Inc. All rights reserved.
20k
COMM
, of 10 mA, provided by a 200 kW resistor
VNEG
Q2
Q1
80k
+
V
V
2.5V
BE2
PD
VPOS
BE1
COMPENSATION
TEMPERATURE
up to a maximum value of
V
GENERATOR
P
BIAS
COMM
AD8305
14.2k
6.69k
I
LOG
www.analog.com
0.20 log
451
COMM
SCAL
BFIN
10
( )
I
1nA
VOUT
VLOG
*
PD

Related parts for AD8305

AD8305 Summary of contents

Page 1

... fundamental aspect of translinear logarithmic converters that the small signal bandwidth falls as the current level dimin- ishes, and the low frequency noise-spectral density increases. At the 10 nA level, the bandwidth of the AD8305 is about 50 kHz, and increases in proportion to I about 15 MHz. Using the buffer amplifier, the increase in noise level at low currents can be addressed by using it to realize low- pass filters three poles ...

Page 2

... AD8305–SPECIFICATIONS Parameter INPUT INTERFACE Specified Current Range Input Current Min/Max Limits Reference Current Range REF Summing Node Voltage Temperature Drift Input Offset Voltage LOGARITHMIC OUTPUT Logarithmic Slope 1 Logarithmic Intercept Law Conformance Error 2 Wideband Noise 2 Small Signal Bandwidth Maximum Output Voltage ...

Page 3

... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8305 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...

Page 4

... AD8305–Typical Performance Characteristics 1 – +25 C, + 1.4 N 1.2 –40 C 1.0 +25 C +85 C 0.8 0 0.4 + 10n 100n – TPC 1. V vs. I for Multiple Temperatures LOG PD 1 – +25 C, +70 C, +85 C – 1.2 +70 C 1.0 + ...

Page 5

... T-RISE = 5 s, T-FALL = < 0 100 A: T-RISE = 1 s, T-FALL = < 0.6 100 A TO 1mA: T -RISE = < T-FALL = < 0.4 0.2 0 – 100 120 140 TIME – REF OUT AD8305 10m 160 180 ( 160 180 ( ...

Page 6

... AD8305 10 10nA 100nA 0 –10 –20 1mA – –40 –50 100 1k 10k 100k FREQUENCY – Hz TPC 13. Small Signal AC Response (5% Sine Modulation), from OUT Decade Steps from mA 10nA 100nA 0 –10 –20 1mA – –40 –50 100 ...

Page 7

... C, + –1 –2 –3 –4 –5 –40 100 1m 10m TPC 24. V Side of Mean) –7– AD8305 MEAN + 3 MEAN – 3 –30 –20 – TEMPERATURE – C Drift vs. Temperature (3 to Either REF MEAN + 3 MEAN – 3 –30 – ...

Page 8

... AD8305 MEAN + –2 MEAN – 3 –4 –6 –8 –10 –40 –30 –20 – TEMPERATURE – C TPC 25. Slope Drift vs. Temperature (3 to Either Side of Mean of 200 mV/decade) 350 250 MEAN + 3 150 50 –50 –150 MEAN – 3 –250 –350 –40 – ...

Page 9

... This is internally set to 0.5 V, that is, one fifth of the reference voltage of 2.5 V appearing on Pin VREF. The resistance at the VSUM pin is nominally 16 kW; this voltage is not intended as a general bias source. The AD8305 also supports the use of an optional negative supply voltage Pin VNEG. When V is –0 more negative, ...

Page 10

... Details of the noise and bandwidth performance of translinear log amps can be found in the AD8304 Data Sheet. APPLICATIONS The AD8305 is easy to use in optical supervisory systems and in similar situations where a wide ranging current converted to its logarithmic equivalent, which is represented in decibel terms. Basic connections for measuring a single-current input are shown in Figure 2, which also includes various nonessential com- ponents, as will be explained ...

Page 11

... Schottky barrier voltage of a little over 0.5 V. The effect of supply on the dynamic range and accuracy can be seen in TPC 8. With the summing node at ground, the AD8305 may now be used as a voltage-input log amp at either the numerator input, INPT, or the denominator input, IREF, by inserting a suitably scaled resistor from the voltage source to the relevant pin ...

Page 12

... LOG and also allow the input pins INPT and IREF to be set to ground potential. Thus, the AD8305 may also be used to deter- mine the log ratio of two voltages. Figure 5 also illustrates how a second order Sallen-Key low-pass filter can be realized using two external capacitors and one resistor ...

Page 13

... The modified Wilson mirror provides a current gain very close to unity and a high output resistance. Figure 8 shows measured transfer function and law conformance performance of the AD8305 in conjunc- tion with this current mirror interface. 5V 0.1 F ...

Page 14

... MW. The LeCroy’s output is offset to create the initial pedestal current for a given value of R1, the pulse then creates one-decade current step. EVALUATION BOARD An evaluation board is available for the AD8305, the schematic for which is shown in Figure 16. It can be configured for a wide 14 13 variety of experiments ...

Page 15

... R11, R17, R18 the VRDZ, VREF, VSUM, VOUT, and VLOG pin voltages can be monitored using a high impedance probe. R2, R3, R4, R6, R14, Buffer Amplifier/Output Interface. The logarithmic slope of the AD8305 C2, C7, C9, C10 can be altered using the buffer’s gain-setting resistors, R2 and R3. R4, R14, and C2 allow variation in the buffer loading ...

Page 16

... AD8305 Figure 14. Component Side Layout Figure 15. Component Side Silkscreen –16– REV. A ...

Page 17

... Figure 16. Evaluation Board Schematic –17– 13 COMM VOUT OPEN SCAL 11 OPEN OPEN R6 BFIN 10 0 C10 OPEN 9 VLOG C7 OPEN 8 VRDZ AGND C4 0.01 F VOUT C5 VREF 0.1 F VSUM 3 VPOS P1 VLOG AD8305 R10 VOUT OPEN R14 VOUT 0 R4 OPEN R8 VLOG OPEN R11 VLOG ...

Page 18

... AD8305 PIN 1 INDICATOR 12 MAX 1.00 0.90 0.80 SEATING PLANE OUTLINE DIMENSIONS 16-Lead Leadframe Chip-Scale Package [LFCSP Body (CP-16) Dimensions shown in millimeters 3.00 0.60 MAX BSC SQ 0.45 2.75 TOP BOTTOM VIEW BSC SQ VIEW 0.50 BSC 1.50 REF 0.80 MAX 0.65 NOM 0.05 MAX 0.01 NOM 0.30 0.20 REF 0.23 0.18 COMPLIANT TO JEDEC STANDARDS MO-220-VEED-2 –18– 0.50 0.40 0.30 PIN 1 INDICATOR ...

Page 19

... Revision History Location 3/03—Data Sheet changed from REV REV. A. Changes to TPC Changes to TPC Changes to Figure Changes to Figure Updated OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 REV. A –19– AD8305 Page ...

Page 20

–20– ...

Related keywords