AT91M63200 ATMEL Corporation, AT91M63200 Datasheet
AT91M63200
Available stocks
Related parts for AT91M63200
AT91M63200 Summary of contents
Page 1
... Available in a 176-lead TQFP Package Description The AT91M63200 is a member of the Atmel AT91 16/32-bit microcontroller family which is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications ...
Page 2
... PA15/TXD0 127 84 PA16/RXD0 128 85 PA17/SCK1 129 86 PA18/TXD1/NTRI 130 87 VDDCORE 131 88 VDDIO 132 AT91M63200 Pin AT91M63200 GND 133 GND 134 PA19 / RXD1 135 PA20 / SCK2 136 PA21 / TXD2 137 PA22 / RXD2 138 PA23 / SPCK 139 PB0/MPI_NOE PA24/MISO 140 PB1/MPI_NLB PA25/MOSI 141 ...
Page 3
Pin Description Module Name A0 - A23 D0 - D15 CS4 - CS7 NCS0 - NCS3 NWR0 NWR1 EBI NRD NWE NOE NUB NLB NWAIT BMS MPI_NCS MPI_RNW MPI_BR MPI_BG MPI MPI_NOE MPI_NLB MPI_NUB MPI_A1 - MPI_A9 MPI_D0 - MPI_D15 ...
Page 4
... Test Data Out TCK Test Clock NTRST Test Reset Input VDDIO I/O Power Power VDDCORE Core Power GND Ground Emulation NTRI Tri-state Mode Enable Figure 1. Pin Configuration (Top View) AT91M63200 4 Type Input Input Input Output Input Input Power Power Ground Input 176 133 132 ...
Page 5
Block Diagram NTRST TMS TDO TDI TCK MCKI PB17/MCKO PB3 PB4 PB5 PB6 PB7 PB8 PB9 PB10 PB11 PB12 PB13 PB14 PB15 PB16 PA9/IRQ0 PA10/IRQ1 P PA11/IRQ2 Interrupt Controller I PA12/IRQ3 PA13/FIQ O PA14/SCK0 PA15/TXD0 PA16/RXD0 PA17/SCK1 PA18/TXD1/NTRI PA19/RXD1 PA20/SCK2 ...
Page 6
... Characteristics datasheet. The ARM Standard In-circuit-Emulation debug interface is ™ Bridge pro- supported via the ICE port of the AT91M63200 via the JTAG/ICE port when JTAGSEL is low. IEEE JTAG Bound- ary-scan is supported via the JTAG/ICE port when JTAG- SEL is high. PDC: Peripheral Data Controller The AT91M63200 has an 8-channel PDC dedicated to the three on-chip USARTs and to the SPI ...
Page 7
... External wait request • Programmable data float time MPI: Multi-processor Interface The AT91M63200 features a second bus interface that is dedicated to parallel data exchange with an external pro- cessing device. The MPI features a 1-Kbyte dual-port RAM memory and memory access arbitration logic. The ARM processor core and the external processor can both read and write to the dual-port RAM memory ...
Page 8
... Due to the static nature of the design, the contents of the on-chip RAM and registers for which the clocks are dis- abled remain unchanged. SF: Special Function The AT91M63200 provides registers that implement the following special functions: • Chip identification • RESET status ...
Page 9
... Ordering Information Max Speed Operating (MHz) Power Supply Range 25 2.7V to 3.6V (Core) 2.7V to 5.5V (I/Os) 12 1.8V to 3.6V (Core) 2.7V to 3.6V (I/Os) RAM Ordering Code (Bytes) AT91M63200-25AI 2K AT91M63200-12AI-1.8 Operating Package Temperature Range Industrial (-40°C to 85°C) TQFP 176 Industrial (-40°C to 85°C) 9 ...
Page 10
... R2 0.08 R1 0.08 S 0.2 q 0° θ1 0° θ2 11° θ3 11° 0.05 A2 1.35 Tolerances of form and position aaa bbb Lead Count Dimensions Pin D/E D1/E1 Count BSC BSC 176 26.0 24.0 0.17 AT91M63200 10 Nom Max 0.2 0.16 0.6 0.75 0.2 3.5° 7° 12° 13° 12° 13° 1.6 0.15 1.4 1.45 0.2 0.2 b Min Nom Max Min 0.22 0.27 0.17 b1 Nom Max e BSC ccc ...
Page 11
Package Drawing aaa PIN 1 θ2 θ3 ddd ccc bbb 0.25 θ θ ...
Page 12
... Atmel Corporation 2000. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard war- ranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein ...