74ALVCH162244T Fairchild Semiconductor, 74ALVCH162244T Datasheet
![IC BUFF DVR 16BIT LOW V 48TSSOP](/photos/6/92/69261/261-48-tssop_w_sml.jpg)
74ALVCH162244T
Specifications of 74ALVCH162244T
Related parts for 74ALVCH162244T
74ALVCH162244T Summary of contents
Page 1
... CMOS power dissipation. Ordering Code: Package Order Number Number 74ALVCH162244T MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol © ...
Page 2
Connection Diagram Functional Description The 74ALVCH162244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage (V ) (Note 2) 0. Input Diode Current ( Output Diode Current (I ) ...
Page 4
AC Electrical Characteristics Symbol Parameter V 3.3V CC Min Propagation Delay 1.0 PHL PLH Output Enable Time 1.0 PZL PZH Output Disable Time 1.0 PLZ PHZ Capacitance Symbol Parameter C Input ...
Page 5
AC Loading and Waveforms FIGURE 1. AC Test Circuit (Input Characteristics: f Symbol 3. FIGURE 2. Waveform for Inverting and Non-Inverting Functions ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...