PC-414A ETC, PC-414A Datasheet - Page 8

• Manufacturer Part Number: PC-414A
• Description: Last Time Buy Notice Board Products
• Manufacturer: ETC

PC-414
DATEL, Inc., Mansfield, MA 02048 (USA)
SPECIFICATIONS, CONTINUED
(Typical @ +25°C, dynamic conditions, unless noted)
A/D MEMORY
Architecture
Memory Capacity
TRIGGER CONTROL
Programmable Interval
Functions
Pacer Sample Counter
82C54 Clock Source
Scan Trigger Clock
Analog Trigger Input Range
Analog Trigger Response
Analog Trigger Hysteresis
ANALOG OUTPUT
Number of Channels
Function
Resolution
Output Voltage Range
Linearity
Settling Time
Input Coding
ISA BUS INTERFACE
Architecture
I/O Mapping
Data Transfer
Data Bus
Direct Memory Access
DMA Request Conditions
Control/Status Functions
Timer Type
[Note 5]
(user-selectable)
[Note 5]
(user-selectable)
(10 V step)
(user-selectable)
(software selectable)
First-In, First-Out (FIFO)
1024, 4096, or 16,384 A/D
samples. 64 K on request.
82C54
1. A/D sample count reached
2. A/D start rate (16 bit divisor)
3. SSH sample counter (414A)
3 to 65,536 samples. Drives
the Acquire flag/interrupt
gate for A/D start pulses.
Internal 8 MHz crystal clock
125, 250, or 500 KHz
±10 V (not avail. 414D)
2 µs to set status flag
40 mV
One
1. General purpose analog
2. Threshold comparator for
12 bits
0 to +10 V, ±5 V and ±10 V
at 5 mA max.
±0.05% of FSR
5 microseconds to 0.05%
Same as A/D section
I/O mapped, pluggable to
IBM-PC/AT, and compatibles.
Decodes eight 16-bit I/O
registers.
Decodes I/O address lines
A9 - A0
I/O transfer or host DMA,
software selectable
16 bits
1 channel, selectable on
channels 5, 6, or 7, set by
software
FIFO full, half full, not empty,
scan acquire flag (sample
count reached)
Board reset, FIFO flags,
interrupt select and status,
DMA select and status, trigger
source, timer control and
period, sample count load,
parallel outport enable, A/D
enable, MUX auto-sequence
output
A/D trigger
Tel: [phone] Fax: [phone]
84
Number of Interrupts
Bus Interrupt Sources
PARALLEL DATA PORT
Outport Type
Operating Modes
Parallel Port Loading
Parallel Port Connector
Port Data Rate
DIGITAL I/O PORT
Connector
Configuration
Levels
Outport Settling Time
MISCELLANEOUS
Analog Section Modularity
Analog Section Adjustments
Analog Input Connectors
(software selectable)
Email: [e-mail]
1 interrupt, software
selectable on level 7, 9 thru
11, or 15.
Scan acquire flag (sample
count), FIFO full or half full,
DMA terminal count from bus.
16 data output lines, TTL
levels from A/D FIFO.
Includes handshake signals
and FIFO flags. The outport
does not provide addressing.
Asynchoronous master to
external slave receiver. 4
modes are included, offering
internal/external clocking (to
10 MHz), synchronous/
asynchronous handshaking.
Sequencing is compatible
with DT Connect
24 mA out, 1.6 mA in. The
data outputs may be tri-stated
for shared bus connection.
2-row 26-pin header type
mounted on board interior.
0.100” pin spacing suitable
for flat cable. Pinout is
compatible with DT Connect
and existing 414 format.
4 MHz max. Data may be
transferred up to 10 MHz
with external clocking.
Dual row, 26-pin header
mounted on board interior.
Uses 0.100” pin spacing
suitable for flat cable.
Includes +5 Vdc and digital
ground connections.
8 digital outputs, 8 digital
inputs (unlatched)
Buffered, TTL levels.
10 output loads.
50 ns max. after write operation
The MUX-S/H-A/D module is
socketed for function
interchange.
Offset and gain per channel
for SSH on PC-414F, G, H,
K, M, N, and P. A single
offset and gain pot is
provided on PC-414B, D,
and E. Recommended
recalibration interval is 90
days in stable conditions.
Four SMA miniature coaxial,
mounted on rear slot. [Note 8]
®
Internet: www.datel.com
®
.
®
®