ISL54217 Intersil Corporation, ISL54217 Datasheet

Page 1

... ON-capacitance (8pF) and high bandwidth to pass USB high speed signals (480Mbps) with minimal edge and phase distortion. The ISL54217 is available in a tiny 12 Ld 2.2mmx1.4mm ultra thin QFN and 3mmx3mm TQFN package. It operates over a temperature range of -40°C to +85°C. Related Literature • ...

Page 2

... State Diagram www.DataSheet4U.com USB2 10 11 Pinout (Note 1) 2D+ NOTE: 1. ISL54217 Switches Shown for C1 = Logic “1” and C0 = Logic “1”. R and L 50kΩ pull-down resistors and COM- and COM+ 1kΩ Shunts not shown. 2 ISL54217 0 ALL SWITCHES OFF AUDIO ...

Page 3

... Power Supply DD 12 2D- USB2 Differential Input Ordering Information PART PART NUMBER MARKING ISL54217IRUZ-T* (Note 2) GP ISL54217IRTZ (Note 3) 4217 ISL54217IRTZ-T* (Note 3) 4217 ISL54217EVAL1Z Evaluation Board *Please refer to TB347 for details on reel specifications. 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...

Page 4

... Flatness FLAT(ON) DD Mode (C0 = 1.4V 0.5V ISL54217 Thermal Information Thermal Resistance (Typical µTQFN Package (Note TQFN Package (Notes 6, 7 0.3V) Maximum Junction Temperature (Plastic Package +150°C DD Maximum Storage Temperature Range . . . . . . . . . . . -65°C to +150°C Pb-Free Reflow Profile .see link below http://www ...

Page 5

... C V 1D+OFF 1D-OFF D+ L/R OFF Capacitance 1MHz, V LOFF COMx = 0V (see Figure 5) ROFF 5 ISL54217 Test Conditions (Note 8), Unless Otherwise Specified (Continued) TEST CONDITIONS = 3.3V, USB1 mode (C0 = 0.5V 1.4V) or USB2 = 40mA, COMx 3.3V (see Figure 4, Note 12 3.6V, All OFF Mode (C0 = 0.5V 0.5V 0.5V, 0V 0V, 0 ...

Page 6

... Limits established by characterization and are not production tested. 13. r matching between channels is calculated by subtracting the channel with the highest max r ON value, between L and R or between 1D+ and 1D- or between 2D+ and 2D-. 6 ISL54217 Test Conditions +3.0V, GND = 0V (Note 8), Unless Otherwise Specified (Continued) TEST CONDITIONS = 3 ...

Page 7

... V /60mA ON 1 COMx 60mA GND Repeat test for all switches. FIGURE 3. AUDIO r TEST CIRCUIT ON 7 ISL54217 t < 20ns r t < 20ns f SWITCH INPUT OUT 90% LOGIC INPUT Repeat test for all switches. C capacitance. FIGURE 1. SWITCHING TIMES V INPUT 90% ...

Page 8

... OUT+ t skew_o OUT- 50% 90% 10 FIGURE 7A. MEASUREMENT POINTS AUDIO PRECISION SYSTEM II CASCADE R LOAD Set Audio Analyzer for Peak Detection, 32 Samples/Sec, Aweighted Filter, Manual Range 1X/Y, Units to dBV 8 ISL54217 (Continued SIGNAL GENERATOR CxL V CxH ANALYZER DIN+ DIN- |tro - tri| Delay Due to Switch for Rising Input and Rising Output Signals. ...

Page 9

... OR UART TRANSCEIVER Detailed Description The ISL54217 device consists of dual SP3T (single pole/triple throw) analog switches. It operates from a single DC power supply in the range of 2.7V to 4.6V. It was designed to function as differential 3-to-1 multiplexer to select between two different USB differential data signals and audio L and R stereo signals. It comes in a tiny µTQFN and TQFN packages for use in MP3 players, PDAs, cell phones, and other personal media players ...

Page 10

... V below ground by more than -1V for normal operation. However in the event that the USB 5.25V V shorted to one or both of the COM pins, the ISL54217 has special fault protection circuitry to prevent damage to the ISL54217 part. The fault circuitry allows the signal pins ...

Page 11

... High to Low and Low to High and with typical logic family rise and fall times of 1ns to 6ns. POWER The power supply connected at VDD (pin 11) provides power to the ISL54217 part. Its voltage should be kept in the range FN6817.0 December 11, 2008 ...

Page 12

... VDD pin to ground to filter out any power supply noise from entering the part. The capacitor should be located as close to the VDD pin as possible. Before power-up and power-down of the ISL54217 part the C1 and C0 control pins should be driven to ground or tri-stated. This will put the switch in the ALL SWITCHES OFF state, which turns all switches OFF and activate the click and pop circuitry ...

Page 13

... I = 40mA COM 6 2.7V DD 6.5 6 3. 3. 6.1 6 4.6V DD 5.9 5.8 0 0.05 0.10 0.15 0.20 V (V) COM FIGURE 16. USB ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE 13 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A 4.0 3.5 = 3.0V 3.0 2.5 2.0 1 4.6V DD 1.0 2.5 3.5 4.6 FIGURE 13. AUDIO ON-RESISTANCE vs SWITCH VOLTAGE 1.5 2.0 2.5 3.0 FIGURE 15. AUDIO ON-RESISTANCE vs SWITCH VOLTAGE ...

Page 14

... P-P 0.020 510mV 0.015 0.010 20 50 100 200 500 1k FREQUENCY (Hz) FIGURE 22. THD+N vs SIGNAL LEVELS vs FREQUENCY 14 ISL54217 T = +25°C, Unless Otherwise Specified (Continued 0.30 0.35 0.40 0 FIGURE 19. USB ON-RESISTANCE vs SWITCH VOLTAGE vs 0.032 0.031 0.030 0.029 0.028 ...

Page 15

... R = 32Ω L -105 -110 -115 -120 -125 -130 20 50 100 200 500 1k FREQUENCY (Hz) FIGURE 26. OFF-ISOLATION LEFT AUDIO SWITCH VS LOADING 15 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 FIGURE 25 ...

Page 16

... Typical Performance Curves www.DataSheet4U.com = 2. USB NEAR END MASK FIGURE 28. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH 16 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A TIME SCALE (0.2ns/DIV) FN6817.0 December 11, 2008 ...

Page 17

... Typical Performance Curves www.DataSheet4U.com = 2. FAR END MASK FIGURE 29. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH 17 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A TIME SCALE (0.2ns/DIV) FN6817.0 December 11, 2008 ...

Page 18

... FIGURE 30. EYE PATTERN: 12Mbps USB SIGNAL WITH USB SWITCHES IN THE SIGNAL PATH C1,C0 2V/DIV VDD/2 2V/DIV R 200mV/DIV IN R 50mV/DIV OUT TIME (s) 100ms/DIV FIGURE 31. 32Ω AC COUPLED CLICK/POP REDUCTION 18 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A TIME SCALE (10ns/DIV) FIGURE 32. 1kΩ AC COUPLED CLICK/POP REDUCTION V = 2.7V DD 2V/DIV C1,C0 VDD/2 2V/DIV L ...

Page 19

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 19 ISL54217 T = +25°C, Unless Otherwise Specified (Continued) A ...

Page 20

... Package Outline Drawing L12.3x3A www.DataSheet4U.com 12 LEAD THIN QUAD FLAT NO LEAD PLASTIC PACKAGE Rev 0, 09/07 3.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) TYPICAL RECOMMENDED LAND PATTERN 20 ISL54217 12X ± REF NOTES: 1. Dimensions are in millimeters. ...

Page 21

... BOTTOM VIEW C L (A1 SECTION "C-C" ISL54217 L12.2.2x1. LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE E SYMBOL C NOTES: 1. Dimensioning and tolerancing conform to ASME Y14.5-1994 the number of terminals and Ne refer to the number of terminals on D and E side, re- e spectively ...