ISL6742 Intersil Corporation, ISL6742 Datasheet - Page 10

• Manufacturer Part Number: ISL6742
• Description: Advanced Double-Ended PWM Controller
• Manufacturer: Intersil Corporation

The maximum duty cycle, D, and percent deadtime, DT, can
be calculated from:
Soft-Start Operation
The ISL6742 features a soft-start using an external capacitor
in conjunction with an internal current source. Soft-start
reduces component stresses and surge currents during
start-up.
Upon start-up, the soft-start circuitry limits the error voltage
input (VERR) to a value equal to the soft-start voltage. The
output pulse width increases as the soft-start capacitor
voltage increases. This has the effect of increasing the duty
cycle from zero to the regulation pulse width during the soft-
start period. When the soft-start voltage exceeds the error
voltage, soft-start is completed. Soft-start occurs during
start-up and after recovery from a fault condition. The soft-
start charging period may be calculated as follows:
where t is the charging period in ms and C is the value of the
soft-start capacitor in µF. The soft-start duration experienced
by the power supply will be less than or equal to this value,
depending on when the feedback loop takes control.
The soft-start voltage is clamped to 4.50V with an overall
tolerance of 2%. It is suitable for use as a “soft-started”
reference provided the current draw is kept well below the
70µA charging current.
The outputs may be inhibited by using the SS pin as a
disable input. Pulling SS below 0.25V forces all outputs low.
An open collector/drain configuration may be used to couple
the disable signal to the SS pin.
Gate Drive
The ISL6742 outputs are capable of sourcing and sinking
10mA (at rated VOH, VOL) and are intended to be used in
conjunction with integrated FET drivers or discrete bipolar
totem pole drivers. The typical on resistance of the outputs is
50Ω.
Overcurrent Operation
Two overcurrent protection mechanisms are available to the
power supply designer. The first method is cycle-by-cycle
peak overcurrent protection which provides fast response.
The second method is a slower, averaging method which
produces constant or “brick-wall” current limit behavior. If
voltage-mode control is used, the average overcurrent
protection also maintains flux balance in the transformer by
maintaining duty cycle symmetry between half-cycles.
D
DT
t
=
=
64.3 C
=
----------- -
T
T
SW
1 D
C
–
⋅
mS
10
(EQ. 4)
(EQ. 5)
(EQ. 6)
ISL6742
The current sense signal applied to the CS pin connects to
the peak current comparator and a sample and hold
averaging circuit. After a 70ns leading edge blanking (LEB)
delay, the current sense signal is actively sampled during the
on time, the average current for the cycle is determined, and
the result is amplified by 4x and output on the IOUT pin. If an
RC filter is placed on the CS input, its time constant should
not exceed ~50ns or significant error may be introduced on
IOUT.
Figure 5 shows the relationship between the CS signal and
IOUT under steady state conditions. IOUT is 4x the average
of CS. Figure 6 shows the dynamic behavior of the current
averaging circuitry when CS is modulated by an external
sine wave. Notice IOUT is updated by the sample and hold
circuitry at the termination of the active output pulse.
CHANNEL 1 (YELLOW): OUTA
CHANNEL 3 (BLUE): CS
CHANNEL 1 (YELLOW): OUTA
CHANNEL 3 (BLUE): CS
FIGURE 6. DYNAMIC BEHAVIOR OF CS vs IOUT
FIGURE 5. CS INPUT vs IOUT
CHANNEL 2 (RED): OUTB
CHANNEL 4 (GREEN): IOUT
CHANNEL 2 (RED): OUTB
CHANNEL 4 (GREEN): IOUT
www.DataSheet4U.com
July 25, 2005
FN9183.1