SY10E016JY Micrel Inc, SY10E016JY Datasheet - Page 6

• Manufacturer Part Number: SY10E016JY
• Description: IC UPCOUNTER 8BIT SYNC 28-PLCC
• Manufacturer: Micrel Inc
• Series: 10Er

Specifications of SY10E016JY

• Logic Type: Binary Counter
• Direction: Up
• Number Of Elements: 1
• Number Of Bits Per Element: 8
• Reset: Asynchronous
• Timing: Synchronous
• Count Rate: 900MHz
• Trigger Type: Positive Edge
• Voltage - Supply: 4.2 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 28-LCC (J-Lead)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 576-2482; SY10E016JY

Micrel, Inc.
Cascading Multiple E016 Devices
multiple E016s can be tied together to achieve very wide bit
width counters. The active low terminal count (TC) output and
count enable input (CE) greatly facilitate the cascading of
E016 devices. Two E016s can be cascaded without the need
for external gating; however, for counters wider than 16 bits,
external OR gates are necessary for cascade implementations.
E016s to build a 32-bit high frequency counter. Note the E101
gates used to OR the terminal count outputs of the lower order
E016s to control the counting operation of the higher order
bits. When the terminal count of the preceding device (or
devices) goes low (the counter reaches an all 1s state), the
more significant E016 is set in its count mode and will count
one binary digit upon the next positive clock transition. In
addition, the preceding devices will also count one bit, thus
sending their terminal count outputs back to a high state,
disabling the count operation of the more significant counters
and placing them back into hold modes. Therefore, for an
M9999-032006
[e-mail] or [phone]
CLOCK
APPLICATIONS INFORMATION
For applications which call for larger than 8-bit counters,
Figure 1, below, pictorially illustrates the cascading of 4
LOAD
"LO"
CE
CLK
Q
E016
P
LSB
0
0
–Q
–P
7
7
TC
PE
CE
CLK
Q
P
E016
0
0
–Q
–P
Figure 1. 32-Bit Cascaded E016 Counter
7
7
TC
PE
E101
6
E016 in the chain to count all of the lower order terminal count
outputs, it must be in the low state. The bit width of the counter
can be increased or decreased by simply adding or subtracting
E016 devices from Figure 1 and maintaining the logic pattern
illustrated in the same figure.
counter chain is set by the propagation delay of the TC output
and the necessary set-up time of the CE input and the
propagation delay through the OR gate controlling it (for 16-
bit counters the limitation is only the TC propagation delay and
the CE set-up time). Figure 1 shows E101 gates used to
control the count enable inputs; however, if the frequency of
operation is lower, a slower ECL OR gate can be used. Using
the worst case guarantees for these parameters from the
ECLinPS data book, the maximum count frequency for a
greater than 16-bit counter is 475MHz and that for a 16-bit
counter is 625MHz. Note that this assumes the trace delay
between the TC outputs and the CE inputs are negligible. If
this is not the case, estimates of these delays need to be
added to the calculations.
The maximum frequency of operation for the cascaded
CE
CLK
Q
P
E016
0
0
–Q
–P
7
7
TC
PE
E101
CE
CLK
Q
P
E016
MSB
0
0
–Q
–P
7
7
SY100E016
TC
PE
SY10E016