MCP3202-BIST Microchip Technology, MCP3202-BIST Datasheet - Page 11

• Manufacturer Part Number: MCP3202-BIST
• Description: 2.7V Dual Channel 12-Bit A/D Converter with SPI Serial Interface
• Manufacturer: Microchip Technology

3.0
3.1
Analog inputs for channels 0 and 1 respectively. These
channels can programmed to be used as two indepen-
dent channels in single ended-mode or as a single
pseudo-differential input where one channel is IN+ and
one channel is IN-. See Section 5.0 for information on
programming the channel configuration.
3.2
The CS/SHDN pin is used to initiate communication
with the device when pulled low and will end a conver-
sion and put the device in low power standby when
pulled high. The CS/SHDN pin must be pulled high
between conversions.
3.3
The SPI clock pin is used to initiate a conversion and to
clock out each bit of the conversion as it takes place.
See Section 6.2 for constraints on clock speed.
3.4
The SPI port serial data input pin is used to clock in
input channel configuration data.
3.5
The SPI serial data output pin is used to shift out the
results of the A/D conversion. Data will always change
on the falling edge of each clock as the conversion
takes place.
4.0
The MCP3202 A/D Converter employs a conventional
SAR architecture. With this architecture, a sample is
acquired on an internal sample/hold capacitor for
1.5 clock cycles starting on the second rising edge of
the serial clock after the start bit has been received.
Following this sample time, the input switch of the con-
verter opens and the device uses the collected charge
on the internal sample and hold capacitor to produce a
serial 12-bit digital output code. Conversion rates of
100ksps are possible on the MCP3202. See
Section 6.2 for information on minimum clock rates.
Communication with the device is done using a 3-wire
SPI-compatible interface.
1999 Microchip Technology Inc.
PIN DESCRIPTIONS
CH0/CH1
CS/SHDN(Chip Select/Shutdown)
CLK (Serial Clock)
D
D
DEVICE OPERATION
IN
OUT
(Serial Data Input)
(Serial Data output)
Preliminary
4.1
The MCP3202 device offers the choice of using the ana-
log input channels configured as two single-ended
inputs or a single pseudo-differential input. Configura-
tion is done as part of the serial command before each
conversion begins. When used in the psuedo-differen-
tial mode, CH0 and CH1 are programmed as the IN+
and IN- inputs as part of the command string transmit-
ted to the device. The IN+ input can range from IN- to
V
from the V
small signal common-mode noise which is present on
both the IN+ and IN- inputs.
For the A/D Converter to meet specification, the charge
holding capacitor (C
to acquire a 12-bit accurate voltage level during the
1.5 clock cycle sampling period. The analog input
model is shown in Figure 4-1.
In this diagram, it is shown that the source impedance
(R
ance, directly affecting the time that is required to
charge the capacitor, C
source impedances increase the offset, gain, and inte-
gral linearity errors of the conversion.
Ideally, the impedance of the signal source should be
near zero. This is achievable with an operational ampli-
fier such as the MCP601 which has a closed loop out-
put impedance of tens of ohms. The adverse affects of
higher source impedances are shown in Figure 4-2.
When operating in the pseudo-differential mode, if the
voltage level of IN+ is equal to or less than IN-, the
resultant code will be 000h. If the voltage at IN+ is equal
to or greater than {[V
put code will be FFFh. If the voltage level at IN- is more
than 1 LSB below V
input will have to go below V
code. Conversely, if IN- is more than 1 LSB above V
then the FFFh code will not be seen unless the IN+
input level goes above V
4.2
The digital output code produced by an A/D Converter
is a function of the input signal and the reference volt-
age. For the MCP3202, V
voltage. As the V
reduced accordingly. The theoretical digital output code
produced by the A/D Converter is shown below.
where:
REF
S
) adds to the internal sampling switch (R
(V
V
V
REF
IN
DD
Analog Inputs
Digital Output Code
Digital Output Code = 4096 * V
= analog input voltage
SS
= supply voltage
+ IN-). The IN- input is limited to ±100mV
rail. The IN- input can be used to cancel
DD
SS
SAMPLE
REF
level is reduced, the LSB size is
, then the voltage level at the IN+
+ (IN-)] - 1 LSB}, then the out-
REF
SAMPLE
) must be given enough time
DD
level.
SS
is used as the reference
MCP3202
. Consequently, larger
to see the 000h output
V
DD
DS21034A-page 11
IN
SS
) imped-
SS
,