NCP1650 ON, NCP1650 Datasheet - Page 17

no-image

NCP1650

Manufacturer Part Number
NCP1650
Description
Power Factor Controller
Manufacturer
ON
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NCP1650
Manufacturer:
MPS
Quantity:
35
Part Number:
NCP1650DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
NCP1650G
Manufacturer:
ON/安森美
Quantity:
20 000
DC Reference and Buffer
with a nominal output voltage of 4.0 volts. It is temperature
compensated, and trimmed for a $1% tolerance of its
nominal voltage, with an overall tolerance over line and
temperature of $2%. To assure maximum stability, this is
only used as a reference so there is minimal loading on this
source.
which creates a 6.5 volt supply. This is used as an internal
voltage to power many of the blocks inside of the NCP1650
and is also available for external use. The 6.5 volt reference
is designed to be terminated with at 0.1 mF capacitor for
stability reasons.
supply, so care should be used when connecting external
loads. A short or overload on this voltage output will inhibit
the operation of the chip.
This is derived by a resistive voltage divider off of the 4.0 V
reference.
Undervoltage Lockout
assure that the unit does not exhibit undesirable behavior at
low Vcc levels. It also reduces power consumption to a level
that allows rapid charging of the Vcc cap.
hold the unit off, and in a low bias current mode until the Vcc
voltage reaches a nominal 10.5 volt level. At this point the
unit will begin operation, and the UVLO will no longer be
active. If the Vcc voltage falls to a level that is 0.5 volts
below the turn−on point, the UVLO circuit will again
become active.
power from all internal circuitry by shutting off the 6.5 volt
supply. The 4.0 volt reference remains active, and the UVLO
and Shutdown comparators are also active.
Multipliers
Power and Reference multipliers. This innovative design
allows greatly improved accuracy compared to a
conventional linear analog multiplier. The multipliers use a
PWM switching circuit to create a scalable output signal,
with a very well defined gain.
(V−I) converter. By converting the input voltage into a
current, an overall multiplier gain can be accomplished. In
addition, there will be no error in the output signal due to the
series rectifier.
comparator. This selects a pulse width for the comparator
output. The current signal from the V−I converter is factored
by the duty cycle of the PWM comparator, and then filtered
The internal DC reference is a precision bandgap design
The DC reference is fed into a buffer with a gain of 1.625
There is no buffer between the internal and external 6.5 V
There is also a 2.5 volt reference on the power amplifier.
An Undervoltage Lockout circuit (UVLO) is provided to
When the Vcc cap is originally charging, the UVLO will
When in the shutdown state, the UVLO circuit removes
The NCP1650 uses a new proprietary concept for the
One input (A) to the multiplier is a voltage−to−current
The other signal (Input P) is inputted into the PWM
OPERATING DESCRIPTION
http://onsemi.com
NCP1650
17
by the RC network on the output. This network creates a low
pass filter, and removes the high frequency content from the
original waveform.
and is the same signal as is used in the PWM. It will therefore
have the same frequency as the power stage.
to be a DC signal, low frequency AC signals (relative to the
ramp frequency) work well also.
current−to−voltage ratio of the V−I converter, the load
resistor of the output filter and the peak and valley points of
the sawtooth ramp. When the P input signal is at the peak of
the ramp waveform, the comparator will allow the A input
signal to pass without chopping it at all. This gives an output
voltage of the A current multiplied by the output filter
resistance. When the P input signal is at the ramp valley
voltage, the comparator is held low and no current is passed
into the output filter. Between these two extremes, the duty
cycle (and therefore, the output signal) is proportional to the
level of the P input signal.
network needs to be greater than twice the highest line
frequency (120 Hz for a 60 Hz line), and less than the
switching frequency.
rules for designing their filters. The reference multiplier
contains an internal loading resistor, with a nominal value of
25 kW. This is because the resistor that converts the A input
voltage into a current is internal. Making both of these
resistors internal, allows for good accuracy and good
temperature performance. Only a capacitor needs to added
externally to properly compensate this multiplier. It is not
The multiplier ramp is generated by the internal oscillator,
It is not necessary for Input P (into the PWM comparator)
The gain of the multiplier is determined by the
The output filter is a parallel RC network. The pole for this
Reference Multiplier The two multipliers have different
INPUT P
Inverting Input
RAMP
Figure 34. Simplified Multiplier Schematic
+
NI Input
CONVERTER
INPUT A
V to I
OUTPUT

Related parts for NCP1650