DSP56F826 Motorola, DSP56F826 Datasheet - Page 2

• Manufacturer Part Number: DSP56F826
• Description: 16-bit Digital Signal Processor
• Manufacturer: Motorola

Part 1 Overview
1.1 DSP56F826 Features
1.1.1
1.1.2
1.1.3
2
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Efficient 16-bit DSP56800 Family DSP engine with dual Harvard architecture
As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
Single-cycle 16
Two 36-bit accumulators, including extension bits
16-bit bidirectional barrel shifter
Parallel instruction set with unique DSP addressing modes
Hardware DO and REP loops
Three internal address buses and one external address bus
Four internal data buses and one external data bus
Instruction set supports both DSP and controller functions
Controller style addressing modes and instructions for compact code
Efficient C Compiler and local variable support
Software subroutine and interrupt stack with depth limited only by memory
JTAG/OnCE Debug Programming Interface
Harvard architecture permits as many as three simultaneous accesses to program and data memory
On-chip memory including a low cost, high volume flash solution
— 31.5K
— 512
— 2K
— 4K
— 2K
Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
— As much as 64 K
— As much as 64 K
One General Purpose Quad Timer totalling 7pins
One Serial Peripheral Interface with 4 pins (or four additional GPIO lines)
One Serial Peripheral Interface, or multiplexed with two Serial Communications Interfaces totalling
4 pins
Synchronous Serial Interface (SSI) with configurable six-pin port (or six additional GPIO lines)
Digital Signal Processing Core
Memory
Peripheral Circuits for DSP56F826
16-bit
16-bit
16-bit
16-bit
16-bit
words of Data Flash
words of Data RAM
words of BootFLASH
words of Program RAM
16-bit parallel Multiplier-Accumulator (MAC)
words of Program Flash
16-bit
16-bit
DSP56F826 Preliminary Technical Data
data memory
program memory