CY2CC1910 Cypress Semiconductor, CY2CC1910 Datasheet

no-image

CY2CC1910

Manufacturer Part Number
CY2CC1910
Description
1:10 Clock Fanout Buffer with Output Enable
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2CC1910-SC
Manufacturer:
CY
Quantity:
143
Part Number:
CY2CC1910-SI
Manufacturer:
CY
Quantity:
594
Part Number:
CY2CC19100C
Manufacturer:
CY
Quantity:
101
Part Number:
CY2CC19100C
Manufacturer:
CY
Quantity:
146
Part Number:
CY2CC19100I
Manufacturer:
CY
Quantity:
6
www.DataSheet4U.com
( DataSheet : www.DataSheet4U.com )
Cypress Semiconductor Corporation
Document #: 38-07347 Rev. **
Features
Pin Description
1, 7, 8, 12, 13, 17, 20, 24
3,10,15,22
5
6
2, 4, 9, 11, 14, 16, 18, 19, 21, 23 Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1 Output
• Low-voltage operation
• Full-range support:
• 1:10 fanout
• Drives either a 50-Ohm or 75-Ohm load
• Over voltage tolerant input hot swappable
• Low-input capacitance
• Low-output skew
• Low-propagation delay
• Typical (tpd < 4 ns)
• High-speed operation:
• Industrial versions available
• Available packages include: SOIC, SSOP
— 3.3V
— 2.5V
— 1.8V
— 100 MHz@1.8V
— 200 MHz@2.5V/3.3V
Block Diagram
OE#
IN
6
AVCMOS
5
AVCMOS
Pin Number
V D D
G N D
15,2 2
1 ,12,13
3 ,10
1 7,24
G
V
OE#
IN
DD
ND
1:10 Clock Fanout Buffer with Output Enable
OUTPUT
3901 North First Street
Pin Name
(AVCMOS)
23
21
19
18
16
14
11
9
4
2
Q 10
Q 1
Q 2
Q 3
Q 4
Q 5
Q 6
Q 7
Q 8
Q 9
Description
The Cypress series of network circuits are produced using
advanced 0.35-micron CMOS technology, achieving the
industries fastest logic and buffers.
The Cypress CY2CC1910 fanout buffer features one input and
ten outputs. Ideal for conversion from/to 3.3V/2.5V/1.8V.
Designed for data communications clock management appli-
cations, the large fanout from a single input reduces loading
on the input clock.
Cypress employs unique AVCMOS-type outputs VOI™
(Variable Output Impedance) that dynamically adjust for
variable impedance matching and eliminate the need for
series damping resistors; they also reduce noise overall.
San Jose
Pin Configuration
Ground
Power Supply
Output Enable
Input
GND
GND
GND
GND
VDD
VDD
OE#
Q10
Q9
Q8
Q7
IN
1
2
3
4
5
6
7
8
9
10
11
12
24 pin SOIC/SSOP
Pin Description
CA 95134
COMLINK™ SERIES
Power
Power
LVTTL/LVCMOS
LVTTL/LVCMOS
AVCMOS
Revised April 24, 2002
www.DataSheet4U.com
24
23
22
21
20
19
18
17
16
15
14
13
CY2CC1910
408-943-2600
GND
Q1
VDD
Q2
GND
Q3
Q4
GND
Q5
VDD
Q6
GND

Related parts for CY2CC1910

CY2CC1910 Summary of contents

Page 1

... The Cypress series of network circuits are produced using advanced 0.35-micron CMOS technology, achieving the industries fastest logic and buffers. The Cypress CY2CC1910 fanout buffer features one input and ten outputs. Ideal for conversion from/to 3.3V/2.5V/1.8V. Designed for data communications clock management appli- cations, the large fanout from a single input reduces loading on the input clock ...

Page 2

... Max.,V =V (Max Min., = – GND = Max., OUT V GND = ,V = < 4.5V DD OUT V = Min., COMLINK™ SERIES CY2CC1910 Pull Up -0.16 -0.14 -0.12 -0.1 -0.08 -0.06 -0.04 Ioh (A) Vdd = 3.3 V Vdd = 2.5 V Vdd = 1 25°C) A Min. Typ. Max. I 2.3 3.3 = – 0 – ...

Page 3

... The “point to point load circuit” 3.0V/0. 100 MHz 2.0V/0.8V OUT The “point to point load circuit” 2.4V/0. 100 MHz 1.7V/0.7V OUT The “6-pF load circuit” 1.7V/0. 1.2V/0.4V OUT COMLINK™ SERIES CY2CC1910 Min. Max. 1.71 1.89 0.65V [1. 0.3[2.25 –0.3 0.35V [0. – 0.45[1.2] DD 0.45 Typ. Max. 2.5 6 ...

Page 4

... V = 3.3V ± 5%, Temperature = – + Description @ 2. 2.5V ± 5%, Temperature = – + Description @ 1. 1.8V ± 5%, Temperature = – + Description Input 500 ohm Output [3,4,5] Figure 3. Voltage Waveforms Propagation Delay Times COMLINK™ SERIES CY2CC1910 Min. Typ. Max. Unit Figure 3 1.5 2.7 3.5 1.5 2.7 3.5 0.8 0.8 Figure 10 0.2 Figure 9 0.2 PHL Figure 11 ...

Page 5

... VDD Output [4] Figure 7. Voltage Waveforms Propagation Delay Times Input Figure 8. Voltage Waveforms–Pulse Duration t PLH l l tsk = (P) PHL PLH Figure 9. Pulse Skew - tsk COMLINK™ SERIES CY2CC1910 From Output Under Test 500 ohm L [3,4,5] Figure 6. Load Circuit 0.9V 0. PLH 0.9V 0.9V t w(50-50) 0.9V 0.9V ...

Page 6

... INPUT OUTPUT 1 OUTPUT 2 PACKAGE 1 OUTPUT PACKAGE 2 OUTPUT Ordering Information Part Number CY2CC1910SI CY2CC1910SIT CY2CC1910OI CY2CC1910OIT CY2CC1910SC CY2CC1910SCT CY2CC1910OC CY2CC1910OCT Document #: 38-07347 Rev PHL1 PLH1 tsk ( PLH 2 PLH tsk = (P) PLH2 PLH1 PHL2 Figure 10. Output Skew–tsk (0) INPUT ...

Page 7

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 24-pin (300-mil) Molded SOIC S13 COMLINK™ SERIES CY2CC1910 51-85025-A 51-85078-** Page ...

Page 8

... Document Title: CY2CC1910 1:10 Clock Fanout Buffer with Output Enable Document #: 38-07347 Issue REV. ECN NO. Date ** 114317 05/13/02 Document #: 38-07347 Rev. ** Orig. of Change Description of Change TSM New Data Sheet COMLINK™ SERIES CY2CC1910 Page ...

Related keywords