SSM-2005 Analog Devices, SSM-2005 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
SSM-2005
Manufacturer Part Number
SSM-2005
Description
Search ---> SSM2005
Manufacturer
Analog Devices
Datasheet
1.SSM-2005.pdf
(15 pages)
www.DataSheet4U.com
Power-Up
The SSM2005 will be in an undefined mode on power-up. Reset
should be applied to the SSM2005, or the mode control logic
should be loaded to put the device into a definite mode state.
Serial Data Control Inputs
The SSM2005 provides a simple 3- or 4-wire serial interface to
control the mode settings for the device. Data is input on the
DATA IN pin, while CLOCK IN is the serial clock. Data can be
shifted into the SSM2005 at clock rates up to 1 MHz.
SSM2005
STEREO
INPUTS
L
R
AUTO BALANCE
Modes
Video
Music
5-2-5
4-2-4
Center On
Phantom Center
Sound Spread On
Sound Spread Off
Autobalance On
Autobalance Off
Noise Off
Noise On
DIFFERENCE
AMPLIFIERS
PRECISION
AND MUTE
SUM AND
STEERING CONTROL GENERATOR
MODE CONTROL LOGIC
L+R = CENTER
L–R = SURROUND
CENTER CHANNEL
RESET
CLOCK
DATA
SELECT
LOAD
Effect
Center Channel Cancellation Active
Center Cancel Cancellation Off; Center Reduced by –4 dB.
5-Channel Circle Surround Enabled
4-Channel Matrix Enabled
Center Channel Output On
Center Channel Output Off; Divided and Added to LF and RF
Hard Panned Input Steered to Front and Rear Side
Hard Panned Input Steered to Front Side Only
Balances L and R to 1 dB
Autobalance Disabled
Noise Generator Disabled
Noise Generator On; Inputs Muted
CANCEL
Figure 6. Block Diagram
SERIAL BUS
CROSSOVER
NETWORK
Table II. Modes List
–8–
The shift register clock at CLOCK IN is enabled when the
WRITE input is low. The WRITE pin can therefore be used as a
chip select input. However, the shift register contents are not
transferred into the register banks until the rising edge of LOAD.
For a traditional 3-wire serial interface, WRITE and LOAD
should be tied together. Figure 7 shows the timing diagram and
minimum timing requirements for the digital interface.
To enable a data transfer, the WRITE and LOAD inputs are
driven low. The 8-bit serial data, formatted MSB first, should
be fed to DATA IN and clocked into the shift register on the
rising edge of CLOCK IN. The new mode setting will then
activate on the rising edge of WRITE and LOAD.
SURROUND
SURROUND
HIGH BAND
LOW BAND
CENTER
RIGHT
LEFT
7X
TO SUBWOOFER
FILTER
STEERING
CHANNEL
VCAs
+V
GENERATOR
AMPLIFIERS
INPUT POWER
GND
OUTPUT
NOISE
V ACOM
CIRCLE
SURROUND
OUTPUTS
L
R
C
L
R
S
S
AMPLIFIERS
REV. 0