LM3S1538 Luminary Micro, Inc, LM3S1538 Datasheet - Page 9

no-image

LM3S1538

Manufacturer Part Number
LM3S1538
Description
Lm3s1538 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S1538-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1538-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1538-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1538-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1538-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S1538-IQC50-A2
Manufacturer:
Zilog
Quantity:
258
Part Number:
LM3S1538-IQC50-A2
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S1538-IQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Figure 15-3.
Figure 15-4.
Figure 15-5.
Figure 15-6.
Figure 15-7.
Figure 15-8.
Figure 15-9.
Figure 15-10. Master Burst RECEIVE .................................................................................................. 384
Figure 15-11. Master Burst RECEIVE after Burst SEND ........................................................................ 385
Figure 15-12. Master Burst SEND after Burst RECEIVE ........................................................................ 386
Figure 15-13. Slave Command Sequence ............................................................................................ 387
Figure 16-1.
Figure 16-2.
Figure 17-1.
Figure 17-2.
Figure 20-1.
Figure 20-2.
Figure 20-3.
Figure 20-4.
Figure 20-5.
Figure 20-6.
Figure 20-7.
Figure 20-8.
Figure 20-9.
Figure 20-10. External Reset Timing (RST) .......................................................................................... 467
Figure 20-11. Power-On Reset Timing ................................................................................................. 468
Figure 20-12. Brown-Out Reset Timing ................................................................................................ 468
Figure 20-13. Software Reset Timing ................................................................................................... 468
Figure 20-14. Watchdog Reset Timing ................................................................................................. 468
Figure 21-1.
Figure 21-2.
July 26, 2008
START and STOP Conditions ......................................................................................... 377
Complete Data Transfer with a 7-Bit Address ................................................................... 378
R/S Bit in First Byte ........................................................................................................ 378
Data Validity During Bit Transfer on the I
Master Single SEND ...................................................................................................... 381
Master Single RECEIVE ................................................................................................. 382
Master Burst SEND ....................................................................................................... 383
QEI Block Diagram ........................................................................................................ 411
Quadrature Encoder and Velocity Predivider Operation .................................................... 413
100-Pin LQFP Package Pin Diagram .............................................................................. 428
108-Ball BGA Package Pin Diagram (Top View) ............................................................... 429
Load Conditions ............................................................................................................ 460
I
Hibernation Module Timing ............................................................................................. 463
SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement .............. 464
SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer ............................. 464
SSI Timing for SPI Frame Format (FRF=00), with SPH=1 ................................................. 465
JTAG Test Clock Input Timing ......................................................................................... 466
JTAG Test Access Port (TAP) Timing .............................................................................. 466
JTAG TRST Timing ........................................................................................................ 466
100-Pin LQFP Package .................................................................................................. 469
108-Ball BGA Package .................................................................................................. 471
2
C Timing ..................................................................................................................... 462
Preliminary
2
C Bus ............................................................... 378
LM3S1538 Microcontroller
9

Related parts for LM3S1538